riscv: dts: thead: set dma-noncoherent to soc bus

[ Upstream commit 759426c758 ]

riscv select ARCH_DMA_DEFAULT_COHERENT by default, and th1520 isn't
dma coherent, so set dma-noncoherent to reflect this fact.

Signed-off-by: Jisheng Zhang <jszhang@kernel.org>
Tested-by: Drew Fustini <dfustini@baylibre.com>
Reviewed-by: Guo Ren <guoren@kernel.org>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Jisheng Zhang
2023-09-12 15:22:32 +08:00
committed by Greg Kroah-Hartman
parent 9f0400d31e
commit 17002b8f26

View File

@@ -139,6 +139,7 @@
interrupt-parent = <&plic>; interrupt-parent = <&plic>;
#address-cells = <2>; #address-cells = <2>;
#size-cells = <2>; #size-cells = <2>;
dma-noncoherent;
ranges; ranges;
plic: interrupt-controller@ffd8000000 { plic: interrupt-controller@ffd8000000 {