dts: cm5: Fix Ethernet PHY interrupt pull-up

On CM5, the active-low interrupt pin (INT_N) of the Ethernet PHY is
connected to GPIO37. However, an internal pull-up resistor appears to
be missing, which causes the interrupt edge to be missed or not detected
reliably. Fix this by configuring a bias pull-up on the gpio controller.

Signed-off-by: Nicolai Buchwitz <nb@tipi-net.de>
This commit is contained in:
Nicolai Buchwitz
2025-07-18 12:57:41 +02:00
committed by Phil Elwell
parent a79828b87f
commit 40822060a0

View File

@@ -158,6 +158,8 @@ rp1_target: &pcie2 {
phy-handle = <&phy1>;
phy-reset-gpios = <&rp1_gpio 32 GPIO_ACTIVE_LOW>;
phy-reset-duration = <5>;
pinctrl-names = "default";
pinctrl-0 = <&eth0_irq_pins>;
phy1: ethernet-phy@0 {
reg = <0x0>;
@@ -703,6 +705,14 @@ spi10_cs_pins: &spi10_cs_gpio1 {};
gpios = <48 GPIO_ACTIVE_HIGH>;
output-high;
};
eth0_irq_pins: eth0_irq_pins {
pins = "gpio37";
function = "gpio";
// workaround missing hardware PU
bias-pull-up;
input-enable;
};
};
/ {