raspi/linux
1
0
Fork 1
mirror of https://github.com/raspberrypi/linux.git synced 2025-12-06 01:49:46 +00:00
Code Issues Projects Releases Wiki Activity

clk: xgene: Fix divider with non-zero shift value

Browse Source 
[ Upstream commit 1382ea631d ]

The X-Gene clock driver missed the divider shift operation when
set the divider value.

Signed-off-by: Loc Ho <lho@apm.com>
Fixes: 308964caee ("clk: Add APM X-Gene SoC clock driver")
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Sasha Levin <alexander.levin@verizon.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Loc Ho
2015-11-19 12:20:30 -07:00
committed by Greg Kroah-Hartman
parent c6210760f2
commit 4aa1324340
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
drivers/clk/clk-xgene.c
View File

@@ -351,7 +351,8 @@ static int xgene_clk_set_rate(struct clk_hw *hw, unsigned long rate,
/* Set new divider */ /* Set new divider */
data = xgene_clk_read(pclk->param.divider_reg + data = xgene_clk_read(pclk->param.divider_reg +
pclk->param.reg_divider_offset); pclk->param.reg_divider_offset);
data &= ~((1 << pclk->param.reg_divider_width) - 1); data &= ~((1 << pclk->param.reg_divider_width) - 1)
<< pclk->param.reg_divider_shift;
data |= divider; data |= divider;
xgene_clk_write(data, pclk->param.divider_reg + xgene_clk_write(data, pclk->param.divider_reg +
pclk->param.reg_divider_offset); pclk->param.reg_divider_offset);