raspi/linux
1
0
Fork 1
mirror of https://github.com/raspberrypi/linux.git synced 2025-12-06 01:49:46 +00:00
Code Issues Projects Releases Wiki Activity

spi: dw: Fix non-DMA transmit-only transfers

Browse Source 
Ensure the transmit FIFO has emptied before ending the transfer by
dropping the TX threshold to 0 when the last byte has been pushed into
the FIFO. Include a similar fix for the non-IRQ paths.

See: https://github.com/raspberrypi/linux/issues/6285
Fixes: 6014649de7 ("spi: dw: Save bandwidth with the TMOD_TO feature")
Signed-off-by: Phil Elwell <phil@raspberrypi.com>
This commit is contained in:
Phil Elwell
2024-07-29 11:12:38 +01:00
committed by Dom Cobley
parent 850cd1d455
commit a99da75c50
2 changed files with 55 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

59
drivers/spi/spi-dw-core.c
View File

@@ -222,6 +222,32 @@ int dw_spi_check_status(struct dw_spi *dws, bool raw)
}
EXPORT_SYMBOL_NS_GPL(dw_spi_check_status, "SPI_DW_CORE");
static inline bool dw_spi_ctlr_busy(struct dw_spi *dws)
{
return dw_readl(dws, DW_SPI_SR) & DW_SPI_SR_BUSY;
}
static enum hrtimer_restart dw_spi_hrtimer_handler(struct hrtimer *hr)
{
struct dw_spi *dws = container_of(hr, struct dw_spi, hrtimer);
if (!dw_spi_ctlr_busy(dws)) {
spi_finalize_current_transfer(dws->host);
return HRTIMER_NORESTART;
}
if (!dws->idle_wait_retries) {
dev_err(&dws->host->dev, "controller stuck at busy\n");
spi_finalize_current_transfer(dws->host);
return HRTIMER_NORESTART;
}
dws->idle_wait_retries--;
hrtimer_forward_now(hr, dws->idle_wait_interval);
return HRTIMER_RESTART;
}
static irqreturn_t dw_spi_transfer_handler(struct dw_spi *dws)
{
u16 irq_status = dw_readl(dws, DW_SPI_ISR);
@@ -248,8 +274,23 @@ static irqreturn_t dw_spi_transfer_handler(struct dw_spi *dws)
}
} else if (!dws->tx_len) {
dw_spi_mask_intr(dws, DW_SPI_INT_TXEI);
if (dw_spi_ctlr_busy(dws)) {
ktime_t period = ns_to_ktime(DIV_ROUND_UP(NSEC_PER_SEC, dws->current_freq));
/*
* Make the initial wait an underestimate of how long the transfer
* should take, then poll rapidly to reduce the delay
*/
hrtimer_start(&dws->hrtimer,
period * (8 * dws->n_bytes - 1),
HRTIMER_MODE_REL);
dws->idle_wait_retries = 10;
dws->idle_wait_interval = period;
} else {
spi_finalize_current_transfer(dws->host);
}
return IRQ_HANDLED;
}
/*
* Send data out if Tx FIFO Empty IRQ is received. The IRQ will be
@@ -257,9 +298,13 @@ static irqreturn_t dw_spi_transfer_handler(struct dw_spi *dws)
* have the TXE IRQ flood at the final stage of the transfer.
*/
if (irq_status & DW_SPI_INT_TXEI) {
if (!dws->tx_len)
dw_spi_mask_intr(dws, DW_SPI_INT_TXEI);
dw_writer(dws);
if (!dws->tx_len) {
if (dws->rx_len)
dw_spi_mask_intr(dws, DW_SPI_INT_TXEI);
else
dw_writel(dws, DW_SPI_TXFTLR, 0);
}
}
return IRQ_HANDLED;
@@ -430,7 +475,7 @@ static int dw_spi_poll_transfer(struct dw_spi *dws,
ret = dw_spi_check_status(dws, true);
if (ret)
return ret;
} while (dws->rx_len);
} while (dws->rx_len || dws->tx_len || dw_spi_ctlr_busy(dws));
return 0;
}
@@ -650,11 +695,6 @@ static int dw_spi_write_then_read(struct dw_spi *dws, struct spi_device *spi)
return 0;
}
static inline bool dw_spi_ctlr_busy(struct dw_spi *dws)
{
return dw_readl(dws, DW_SPI_SR) & DW_SPI_SR_BUSY;
}
static int dw_spi_wait_mem_op_done(struct dw_spi *dws)
{
int retry = DW_SPI_WAIT_RETRIES;
@@ -1011,6 +1051,8 @@ int dw_spi_add_host(struct device *dev, struct dw_spi *dws)
}
}
hrtimer_setup(&dws->hrtimer, dw_spi_hrtimer_handler, CLOCK_MONOTONIC, HRTIMER_MODE_ABS);
ret = spi_register_controller(host);
if (ret) {
dev_err_probe(dev, ret, "problem registering spi host\n");
@@ -1036,6 +1078,7 @@ void dw_spi_remove_host(struct dw_spi *dws)
{
dw_spi_debugfs_remove(dws);
hrtimer_cancel(&dws->hrtimer);
spi_unregister_controller(dws->host);
if (dws->dma_ops && dws->dma_ops->dma_exit)

3
drivers/spi/spi-dw.h
View File

@@ -180,6 +180,9 @@ struct dw_spi {
u32 current_freq; /* frequency in hz */
u32 cur_rx_sample_dly;
u32 def_rx_sample_dly_ns;
struct hrtimer hrtimer;
ktime_t idle_wait_interval;
int idle_wait_retries;
/* Custom memory operations */
struct spi_controller_mem_ops mem_ops;