raspi/linux
1
0
Fork 1
mirror of https://github.com/raspberrypi/linux.git synced 2025-12-06 10:00:17 +00:00
Code Issues Projects Releases Wiki Activity

media: imx477: Write the REQ_LINK_BIT_RATE reg programmatically

Browse Source 
Now that the link frequency can be varied, write the link bit
rate registers to reflect the speed being used.

Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
This commit is contained in:
Dave Stevenson
2025-09-22 16:06:41 +01:00
committed by Dom Cobley
parent bc384b07d5
commit bba5a8c646
1 changed files with 10 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
drivers/media/i2c/imx477.c
View File

@@ -130,6 +130,8 @@ MODULE_PARM_DESC(fstrobe_delay, "Set fstrobe delay from end all lines starting t
#define IMX477_TEST_PATTERN_B_DEFAULT 0 #define IMX477_TEST_PATTERN_B_DEFAULT 0
#define IMX477_TEST_PATTERN_GB_DEFAULT 0 #define IMX477_TEST_PATTERN_GB_DEFAULT 0
#define IMX477_REG_REQ_LINK_BIT_RATE CCI_REG32(0x0820)
/* Trigger mode */ /* Trigger mode */
#define IMX477_REG_MC_MODE CCI_REG8(0x3f0b) #define IMX477_REG_MC_MODE CCI_REG8(0x3f0b)
#define IMX477_REG_MS_SEL CCI_REG8(0x3041) #define IMX477_REG_MS_SEL CCI_REG8(0x3041)
@@ -510,10 +512,6 @@ static const struct cci_reg_sequence mode_common_regs[] = {
{IMX477_REG_IOP_SYSCK_DIV, IMX477_IOP_SYSCK_DIV}, {IMX477_REG_IOP_SYSCK_DIV, IMX477_IOP_SYSCK_DIV},
{IMX477_REG_IOP_PREDIV, IMX477_IOP_PREDIV}, {IMX477_REG_IOP_PREDIV, IMX477_IOP_PREDIV},
{CCI_REG8(0x0310), 0x01}, {CCI_REG8(0x0310), 0x01},
{CCI_REG8(0x0820), 0x07},
{CCI_REG8(0x0821), 0x08},
{CCI_REG8(0x0822), 0x00},
{CCI_REG8(0x0823), 0x00},
{CCI_REG8(0x080a), 0x00}, {CCI_REG8(0x080a), 0x00},
{CCI_REG8(0x080b), 0x7f}, {CCI_REG8(0x080b), 0x7f},
{CCI_REG8(0x080c), 0x00}, {CCI_REG8(0x080c), 0x00},
@@ -1597,6 +1595,14 @@ static int imx477_start_streaming(struct imx477 *imx477)
cci_write(imx477->regmap, IMX477_REG_IOP_MPY, cci_write(imx477->regmap, IMX477_REG_IOP_MPY,
imx477->iop_pll_mpy, &ret); imx477->iop_pll_mpy, &ret);
/*
* Bit rate = link freq * 2 for DDR * 2 for num lanes.
* 16p16 fixed point in the register. Ignore fractional part.
*/
cci_write(imx477->regmap, IMX477_REG_REQ_LINK_BIT_RATE,
(((unsigned long)imx477->link_freq_value / 1000000) * 2 * 2) << 16,
&ret);
if (ret) { if (ret) {
dev_err(&client->dev, "%s failed to set common settings\n", dev_err(&client->dev, "%s failed to set common settings\n",
__func__); __func__);