raspi/linux
1
0
Fork 1
mirror of https://github.com/raspberrypi/linux.git synced 2025-12-06 10:00:17 +00:00
Code Issues Projects Releases Wiki Activity

arm64: dts: lg: Fix SP804 users

Browse Source 
Even though the SP804 binding allows to specify only one clock, the
primecell driver requires a named clock to activate the bus clock.

Specify the one clock three times and provide some clock-names, to
make the DT match the SP804 and primecell binding.
Also add the missing arm,primecell compatible string.

Link: https://lore.kernel.org/r/20200907121831.242281-4-andre.przywara@arm.com
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Andre Przywara
2020-09-07 13:18:28 +01:00
committed by Olof Johansson
parent fc772314a3
commit c9794866ac
2 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
arch/arm64/boot/dts/lg/lg1312.dtsi
View File

@@ -131,11 +131,11 @@
ranges; ranges;
timers: timer@fd100000 { timers: timer@fd100000 {
compatible = "arm,sp804"; compatible = "arm,sp804", "arm,primecell";
reg = <0x0 0xfd100000 0x1000>; reg = <0x0 0xfd100000 0x1000>;
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_bus>; clocks = <&clk_bus>, <&clk_bus>, <&clk_bus>;
clock-names = "apb_pclk"; clock-names = "timer0clk", "timer1clk", "apb_pclk";
}; };
wdog: watchdog@fd200000 { wdog: watchdog@fd200000 {
compatible = "arm,sp805", "arm,primecell"; compatible = "arm,sp805", "arm,primecell";

6
arch/arm64/boot/dts/lg/lg1313.dtsi
View File

@@ -131,11 +131,11 @@
ranges; ranges;
timers: timer@fd100000 { timers: timer@fd100000 {
compatible = "arm,sp804"; compatible = "arm,sp804", "arm,primecell";
reg = <0x0 0xfd100000 0x1000>; reg = <0x0 0xfd100000 0x1000>;
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_bus>; clocks = <&clk_bus>, <&clk_bus>, <&clk_bus>;
clock-names = "apb_pclk"; clock-names = "timer0clk", "timer1clk", "apb_pclk";
}; };
wdog: watchdog@fd200000 { wdog: watchdog@fd200000 {
compatible = "arm,sp805", "arm,primecell"; compatible = "arm,sp805", "arm,primecell";