mirror of
https://github.com/raspberrypi/linux.git
synced 2025-12-17 23:34:24 +00:00
drm/amd/display: Correct register address in dcn35
[Why] the offset address of mmCLK5_spll_field_8 was incorrect for dcn35 which causes SSC not to be enabled. Reviewed-by: Charlene Liu <charlene.liu@amd.com> Signed-off-by: Lo-An Chen <lo-an.chen@amd.com> Signed-off-by: Zaeem Mohamed <zaeem.mohamed@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Cc: stable@vger.kernel.org
This commit is contained in:
@@ -89,7 +89,7 @@
|
||||
#define mmCLK1_CLK4_ALLOW_DS 0x16EA8
|
||||
#define mmCLK1_CLK5_ALLOW_DS 0x16EB1
|
||||
|
||||
#define mmCLK5_spll_field_8 0x1B04B
|
||||
#define mmCLK5_spll_field_8 0x1B24B
|
||||
#define mmDENTIST_DISPCLK_CNTL 0x0124
|
||||
#define regDENTIST_DISPCLK_CNTL 0x0064
|
||||
#define regDENTIST_DISPCLK_CNTL_BASE_IDX 1
|
||||
|
||||
Reference in New Issue
Block a user