mirror of
https://github.com/raspberrypi/linux.git
synced 2025-12-11 20:39:55 +00:00
9b2c750d8e
[Based on mainline commit 502a0c775c: "ARC: pt_regs update #5"]
gdbserver needs @stop_pc, served by ptrace, but fetched from pt_regs
differently, based on in_brkpt_traps(), which in turn relies on
additional machine state in pt_regs->event bitfield.
unsigned long orig_r8:16, event:16;
For big endian config, this macro was returning false, despite being in
breakpoint Trap exception, causing wrong @stop_pc to be returned to gdb.
Issue #1: In BE, @event above is at offset 2 in word, while a STW insn
at offset 0 was used to update it. Resort to using ST insn
which updates the half-word at right location.
Issue #2: The union involving bitfields causes all the members to be
laid out at offset 0. So with fix #1 above, ASM was now
updating at offset 2, "C" code was still referencing at
offset 0. Fixed by wrapping bitfield in a struct.
Reported-by: Noam Camus <noamc@ezchip.com>
Tested-by: Anton Kolesov <akolesov@synopsys.com>
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
133 lines
3.0 KiB
C
133 lines
3.0 KiB
C
/*
|
|
* Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* Amit Bhor, Sameer Dhavale: Codito Technologies 2004
|
|
*/
|
|
#ifndef __ASM_ARC_PTRACE_H
|
|
#define __ASM_ARC_PTRACE_H
|
|
|
|
#include <uapi/asm/ptrace.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/* THE pt_regs: Defines how regs are saved during entry into kernel */
|
|
|
|
struct pt_regs {
|
|
/*
|
|
* 1 word gutter after reg-file has been saved
|
|
* Technically not needed, Since SP always points to a "full" location
|
|
* (vs. "empty"). But pt_regs is shared with tools....
|
|
*/
|
|
long res;
|
|
|
|
/* Real registers */
|
|
long bta; /* bta_l1, bta_l2, erbta */
|
|
long lp_start;
|
|
long lp_end;
|
|
long lp_count;
|
|
long status32; /* status32_l1, status32_l2, erstatus */
|
|
long ret; /* ilink1, ilink2 or eret */
|
|
long blink;
|
|
long fp;
|
|
long r26; /* gp */
|
|
long r12;
|
|
long r11;
|
|
long r10;
|
|
long r9;
|
|
long r8;
|
|
long r7;
|
|
long r6;
|
|
long r5;
|
|
long r4;
|
|
long r3;
|
|
long r2;
|
|
long r1;
|
|
long r0;
|
|
long sp; /* user/kernel sp depending on where we came from */
|
|
long orig_r0;
|
|
|
|
/*to distinguish bet excp, syscall, irq */
|
|
union {
|
|
struct {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
/* so that assembly code is same for LE/BE */
|
|
unsigned long orig_r8:16, event:16;
|
|
#else
|
|
unsigned long event:16, orig_r8:16;
|
|
#endif
|
|
};
|
|
long orig_r8_word;
|
|
};
|
|
};
|
|
|
|
/* Callee saved registers - need to be saved only when you are scheduled out */
|
|
|
|
struct callee_regs {
|
|
long res; /* Again this is not needed */
|
|
long r25;
|
|
long r24;
|
|
long r23;
|
|
long r22;
|
|
long r21;
|
|
long r20;
|
|
long r19;
|
|
long r18;
|
|
long r17;
|
|
long r16;
|
|
long r15;
|
|
long r14;
|
|
long r13;
|
|
};
|
|
|
|
#define instruction_pointer(regs) ((regs)->ret)
|
|
#define profile_pc(regs) instruction_pointer(regs)
|
|
|
|
/* return 1 if user mode or 0 if kernel mode */
|
|
#define user_mode(regs) (regs->status32 & STATUS_U_MASK)
|
|
|
|
#define user_stack_pointer(regs)\
|
|
({ unsigned int sp; \
|
|
if (user_mode(regs)) \
|
|
sp = (regs)->sp;\
|
|
else \
|
|
sp = -1; \
|
|
sp; \
|
|
})
|
|
|
|
/* return 1 if PC in delay slot */
|
|
#define delay_mode(regs) ((regs->status32 & STATUS_DE_MASK) == STATUS_DE_MASK)
|
|
|
|
#define in_syscall(regs) (regs->event & orig_r8_IS_SCALL)
|
|
#define in_brkpt_trap(regs) (regs->event & orig_r8_IS_BRKPT)
|
|
|
|
#define syscall_wont_restart(regs) (regs->event |= orig_r8_IS_SCALL_RESTARTED)
|
|
#define syscall_restartable(regs) !(regs->event & orig_r8_IS_SCALL_RESTARTED)
|
|
|
|
#define current_pt_regs() \
|
|
({ \
|
|
/* open-coded current_thread_info() */ \
|
|
register unsigned long sp asm ("sp"); \
|
|
unsigned long pg_start = (sp & ~(THREAD_SIZE - 1)); \
|
|
(struct pt_regs *)(pg_start + THREAD_SIZE - 4) - 1; \
|
|
})
|
|
|
|
static inline long regs_return_value(struct pt_regs *regs)
|
|
{
|
|
return regs->r0;
|
|
}
|
|
|
|
#endif /* !__ASSEMBLY__ */
|
|
|
|
#define orig_r8_IS_SCALL 0x0001
|
|
#define orig_r8_IS_SCALL_RESTARTED 0x0002
|
|
#define orig_r8_IS_BRKPT 0x0004
|
|
#define orig_r8_IS_EXCPN 0x0008
|
|
#define orig_r8_IS_IRQ1 0x0010
|
|
#define orig_r8_IS_IRQ2 0x0020
|
|
|
|
#endif /* __ASM_PTRACE_H */
|