Files
linux/arch/arm64/kernel
Bo Yan 2ca6349bd0 arm64: fix midr range for Cortex-A57 erratum 832075
Register MIDR_EL1 is masked to get variant and revision fields, then
compared against midr_range_min and midr_range_max when checking
whether CPU is affected by any particular erratum. However, variant
and revision fields in MIDR_EL1 are separated by 16 bits, so the min
and max of midr range should be constructed accordingly, otherwise
the patch will not be applied when variant field is non-0.

Acked-by: Andre Przywara <andre.przywara@arm.com>
Reviewed-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Bo Yan <byan@nvidia.com>
[will: use MIDR_VARIANT_SHIFT to construct upper bound]
Signed-off-by: Will Deacon <will.deacon@arm.com>

Cc: <stable@vger.kernel.org> # v3.18.y
(cherry picked from commit 6d1966dfd6)
Signed-off-by: Kevin Hilman <khilman@linaro.org>
Signed-off-by: Sasha Levin <sasha.levin@oracle.com>
2015-04-27 17:13:47 -04:00
..
2012-09-17 13:42:21 +01:00
2014-05-29 09:08:08 +01:00
2014-07-10 12:36:40 +01:00
2012-09-17 13:42:04 +01:00
2014-09-25 15:35:41 +01:00
2014-09-30 17:08:57 -06:00
2014-10-03 14:49:28 +01:00
2015-04-27 17:13:43 -04:00
2014-08-06 13:03:45 +02:00
2015-04-27 17:13:43 -04:00
2013-02-14 09:17:29 -05:00