Daniel Vetter
221d6546bd
Merge tag 'drm-intel-next-2023-11-23' of git://anongit.freedesktop.org/drm/drm-intel into drm-next
drm/i915 feature pull for v6.8:
Features and functionality:
- Major DP MST improvements on bandwidth management, DSC (Imre, Stan, Ville)
- DP panel replay enabling (Animesh, Jouni)
- MTL C20 phy state verification (Mika)
- MTL DP DSC fractional bpp support (Ankit, Vandita, Swati, Imre)
- Audio fastset support (Ville)
Refactoring and cleanups:
- Use dma fence interfaces instead of i915_sw_fence (Jouni)
- Separate gem and display code (Jouni, Juha-Pekka)
- AUX register macro refactoring (Jani)
- Separate display module/device parameters from the rest (Jouni)
- Move display capabilities debugfs under display (Vinod)
- Makefile cleanup (Jani)
- Register cleanups (Ville)
- Enginer iterator cleanups (Tvrtko)
- Move display lock inits under display/ (Jani)
- VLV/CHV DPIO PHY register and interface refactoring (Jani)
- DSI VBT sequence refactoring (Jani, Andy Shevchenko)
- C10/C20 PHY PLL hardware readout and calculation abstractions (Lucas)
- DPLL code cleanups (Ville)
- Cleanup PXP plane protection checks (Jani)
Fixes:
- Replace VLV/CHV DSI GPIO direct access with proper GPIO API usage (Andy Shevchenko)
- Fix VLV/CHV DSI GPIO wrong initial value (Hans de Goede)
- Fix UHBR data, link M/N/TU and PBN values (Imre)
- Fix HDCP state on an enable/disable cycle (Suraj)
- Fix DP MST modeset sequence to be according to spec (Ville)
- Improved atomicity for multi-pipe commits (Ville)
- Update URLs in i915 MAINTAINERS entry and code (Jani)
- Check for VGA converter presence in eDP probe (Ville)
- Fix surface size checks (Ville)
- Fix LNL port/phy assignment (Lucas)
- Reset C10/C20 message bus harder to avoid sporadic failures (Mika)
- Fix bogus VBT HDMI level shift on BDW (Ville)
- Add workaround for LNL underruns when enabling FBC (Vinod)
- DSB refactoring (Animesh)
- DPT refactoring (Juha-Pekka)
- Disable DSC on DP MST on ICL (Imre)
- Fix PSR VSC packet setup timing (Mika)
- Fix LUT rounding and conversions (Ville)
DRM core display changes:
- DP MST fixes, helpers, refactoring to support bandwidth management (Imre)
- DP MST PBN divider value refactoring and fixes (Imre)
- DPCD register definitions (Ankit, Imre)
- Add helper to get DSC bpp precision (Ankit)
- Fix color LUT rounding (Ville)
From: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/87v89sl2ao.fsf@intel.com
[sima: Some conflicts in the amdgpu dp mst code]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2023-11-23 20:25:24 +01:00
..
2023-10-16 11:38:42 +02:00
2023-11-23 20:25:24 +01:00
2017-11-02 11:10:55 +01:00
2023-08-10 09:12:08 +02:00
2023-11-03 12:18:32 -04:00
2023-09-01 08:51:18 +02:00
2023-04-16 14:17:41 +02:00
2023-02-20 15:19:23 +01:00
2022-11-24 12:42:40 +01:00
2022-05-02 09:01:51 +02:00
2023-08-21 10:01:04 +02:00
2022-11-29 14:14:51 +02:00
2021-07-29 09:12:01 +02:00
2018-08-24 17:31:37 +01:00
2023-01-05 15:08:10 +01:00
2023-09-06 08:32:37 -07:00
2023-09-11 20:18:00 +02:00
2022-06-03 20:09:27 +08:00
2023-09-01 08:51:18 +02:00
2023-11-23 15:11:47 +02:00
2023-10-11 13:20:22 +03:00
2023-01-18 09:25:32 +01:00
2023-07-29 21:25:16 +02:00
2021-07-27 12:21:22 +02:00
2018-07-06 14:57:03 +02:00
2023-09-26 01:51:28 +02:00
2023-09-01 08:53:05 +02:00
2023-02-27 02:58:38 +03:00
2023-09-08 17:23:31 -03:00
2023-11-21 12:22:48 +02:00
2023-11-09 16:48:27 +02:00
2022-07-05 21:15:23 +03:00
2022-07-13 10:46:05 +02:00
2023-09-07 10:30:12 +02:00
2022-08-03 18:31:49 +02:00
2023-07-25 20:38:37 +02:00
2023-03-14 17:07:47 +01:00
2022-11-05 17:12:04 +01:00
2023-09-20 15:27:44 +02:00
2023-05-15 10:58:10 -03:00
2023-11-14 10:23:12 +01:00
2023-11-14 10:16:53 +01:00
2023-10-12 09:51:19 +02:00
2023-10-12 09:51:29 +02:00
2023-11-14 10:01:14 +01:00
2023-06-26 11:08:41 +02:00
2022-05-19 19:25:02 +02:00
2023-06-26 11:08:41 +02:00
2022-12-06 12:54:14 +01:00
2023-06-26 11:08:41 +02:00
2023-11-13 18:19:20 +01:00
2023-11-23 09:01:45 +01:00
2021-08-13 17:50:48 +02:00
2023-09-14 13:57:58 +02:00
2019-05-30 11:26:37 -07:00
2021-11-30 09:41:28 +01:00
2023-05-22 12:23:50 +02:00
2023-11-14 10:16:53 +01:00
2023-02-24 12:58:55 -08:00
2021-12-09 13:46:13 +01:00
2023-03-22 13:32:47 +01:00
2022-02-25 17:55:42 +01:00
2022-11-24 12:42:39 +01:00
2023-07-29 21:25:16 +02:00
2019-02-07 21:48:34 +01:00
2022-01-20 14:41:25 +02:00
2022-01-19 18:40:18 +01:00
2023-01-27 09:39:21 +01:00
2023-08-03 10:21:27 +02:00
2023-01-13 09:44:56 +01:00
2022-12-16 10:23:11 +01:00
2023-08-03 11:06:03 +02:00
2023-06-26 11:08:46 +02:00
2023-11-19 22:14:25 -05:00
2021-10-14 13:12:25 +02:00
2022-01-10 12:17:37 +01:00
2021-10-14 13:12:24 +02:00
2023-08-23 17:14:37 -04:00
2021-07-26 10:08:22 +02:00
2022-06-27 13:45:48 +02:00
2019-11-06 13:00:21 -05:00
2022-12-05 13:35:37 +01:00
2023-03-01 17:18:19 +01:00
2023-07-20 12:01:03 +02:00
2023-06-23 15:54:00 +02:00
2019-11-07 21:22:15 +00:00
2019-03-07 12:00:30 -06:00
2020-07-16 18:16:31 -04:00
2023-03-28 14:52:59 -07:00
2023-01-19 14:16:55 +01:00
2022-05-02 02:12:59 +03:00
2019-06-05 17:37:06 +02:00
2023-11-15 10:56:44 +01:00
2021-10-04 12:06:14 +02:00
2023-05-04 02:57:28 -07:00
2023-06-02 20:05:45 +03:00
2023-05-04 02:57:28 -07:00
2023-05-31 10:22:13 +05:30
2023-10-12 10:48:15 -07:00
2023-10-18 10:01:33 +02:00
2017-05-03 16:24:00 +03:00
2022-06-22 15:52:55 -07:00
2017-12-07 11:51:56 -05:00
2023-07-29 21:11:54 +02:00