Files
linux/drivers/clk/sunxi-ng
Andre Przywara 2f3b4f9686 clk: sunxi: A31: Fix wrong AHB gate number
[ Upstream commit ee0b27a3a4 ]

According to the manual the gate clock for MMC3 is at bit 11, and NAND1
is controlled by bit 12.

Fix the gate bit definitions in the clock driver.

Fixes: c6e6c96d8f ("clk: sunxi-ng: Add A31/A31s clocks")
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2019-03-23 20:09:47 +01:00
..
2017-01-30 08:37:30 +01:00