mirror of
https://github.com/raspberrypi/linux.git
synced 2025-12-06 10:00:17 +00:00
Signed-off-by: popcornmix <popcornmix@gmail.com> usb: dwc: fix lockdep false positive Signed-off-by: Kari Suvanto <karis79@gmail.com> usb: dwc: fix inconsistent lock state Signed-off-by: Kari Suvanto <karis79@gmail.com> Add FIQ patch to dwc_otg driver. Enable with dwc_otg.fiq_fix_enable=1. Should give about 10% more ARM performance. Thanks to Gordon and Costas Avoid dynamic memory allocation for channel lock in USB driver. Thanks ddv2005. Add NAK holdoff scheme. Enabled by default, disable with dwc_otg.nak_holdoff_enable=0. Thanks gsh Make sure we wait for the reset to finish dwc_otg: fix bug in dwc_otg_hcd.c resulting in silent kernel memory corruption, escalating to OOPS under high USB load. dwc_otg: Fix unsafe access of QTD during URB enqueue In dwc_otg_hcd_urb_enqueue during qtd creation, it was possible that the transaction could complete almost immediately after the qtd was assigned to a host channel during URB enqueue, which meant the qtd pointer was no longer valid having been completed and removed. Usually, this resulted in an OOPS during URB submission. By predetermining whether transactions need to be queued or not, this unsafe pointer access is avoided. This bug was only evident on the Pi model A where a device was attached that had no periodic endpoints (e.g. USB pendrive or some wlan devices). dwc_otg: Fix incorrect URB allocation error handling If the memory allocation for a dwc_otg_urb failed, the kernel would OOPS because for some reason a member of the *unallocated* struct was set to zero. Error handling changed to fail correctly. dwc_otg: fix potential use-after-free case in interrupt handler If a transaction had previously aborted, certain interrupts are enabled to track error counts and reset where necessary. On IN endpoints the host generates an ACK interrupt near-simultaneously with completion of transfer. In the case where this transfer had previously had an error, this results in a use-after-free on the QTD memory space with a 1-byte length being overwritten to 0x00. dwc_otg: add handling of SPLIT transaction data toggle errors Previously a data toggle error on packets from a USB1.1 device behind a TT would result in the Pi locking up as the driver never handled the associated interrupt. Patch adds basic retry mechanism and interrupt acknowledgement to cater for either a chance toggle error or for devices that have a broken initial toggle state (FT8U232/FT232BM). dwc_otg: implement tasklet for returning URBs to usbcore hcd layer The dwc_otg driver interrupt handler for transfer completion will spend a very long time with interrupts disabled when a URB is completed - this is because usb_hcd_giveback_urb is called from within the handler which for a USB device driver with complicated processing (e.g. webcam) will take an exorbitant amount of time to complete. This results in missed completion interrupts for other USB packets which lead to them being dropped due to microframe overruns. This patch splits returning the URB to the usb hcd layer into a high-priority tasklet. This will have most benefit for isochronous IN transfers but will also have incidental benefit where multiple periodic devices are active at once. dwc_otg: fix NAK holdoff and allow on split transactions only This corrects a bug where if a single active non-periodic endpoint had at least one transaction in its qh, on frnum == MAX_FRNUM the qh would get skipped and never get queued again. This would result in a silent device until error detection (automatic or otherwise) would either reset the device or flush and requeue the URBs. Additionally the NAK holdoff was enabled for all transactions - this would potentially stall a HS endpoint for 1ms if a previous error state enabled this interrupt and the next response was a NAK. Fix so that only split transactions get held off. dwc_otg: Call usb_hcd_unlink_urb_from_ep with lock held in completion handler usb_hcd_unlink_urb_from_ep must be called with the HCD lock held. Calling it asynchronously in the tasklet was not safe (regression inc4564d4a1a). This change unlinks it from the endpoint prior to queueing it for handling in the tasklet, and also adds a check to ensure the urb is OK to be unlinked before doing so. NULL pointer dereference kernel oopses had been observed in usb_hcd_giveback_urb when a USB device was unplugged/replugged during data transfer. This effect was reproduced using automated USB port power control, hundreds of replug events were performed during active transfers to confirm that the problem was eliminated. USB fix using a FIQ to implement split transactions This commit adds a FIQ implementaion that schedules the split transactions using a FIQ so we don't get held off by the interrupt latency of Linux dwc_otg: fix device attributes and avoid kernel warnings on boot dcw_otg: avoid logging function that can cause panics See: https://github.com/raspberrypi/firmware/issues/21 Thanks to cleverca22 for fix dwc_otg: mask correct interrupts after transaction error recovery The dwc_otg driver will unmask certain interrupts on a transaction that previously halted in the error state in order to reset the QTD error count. The various fine-grained interrupt handlers do not consider that other interrupts besides themselves were unmasked. By disabling the two other interrupts only ever enabled in DMA mode for this purpose, we can avoid unnecessary function calls in the IRQ handler. This will also prevent an unneccesary FIQ interrupt from being generated if the FIQ is enabled. dwc_otg: fiq: prevent FIQ thrash and incorrect state passing to IRQ In the case of a transaction to a device that had previously aborted due to an error, several interrupts are enabled to reset the error count when a device responds. This has the side-effect of making the FIQ thrash because the hardware will generate multiple instances of a NAK on an IN bulk/interrupt endpoint and multiple instances of ACK on an OUT bulk/interrupt endpoint. Make the FIQ mask and clear the associated interrupts. Additionally, on non-split transactions make sure that only unmasked interrupts are cleared. This caused a hard-to-trigger but serious race condition when you had the combination of an endpoint awaiting error recovery and a transaction completed on an endpoint - due to the sequencing and timing of interrupts generated by the dwc_otg core, it was possible to confuse the IRQ handler. Fix function tracing dwc_otg: whitespace cleanup in dwc_otg_urb_enqueue dwc_otg: prevent OOPSes during device disconnects The dwc_otg_urb_enqueue function is thread-unsafe. In particular the access of urb->hcpriv, usb_hcd_link_urb_to_ep, dwc_otg_urb->qtd and friends does not occur within a critical section and so if a device was unplugged during activity there was a high chance that the usbcore hub_thread would try to disable the endpoint with partially- formed entries in the URB queue. This would result in BUG() or null pointer dereferences. Fix so that access of urb->hcpriv, enqueuing to the hardware and adding to usbcore endpoint URB lists is contained within a single critical section. dwc_otg: prevent BUG() in TT allocation if hub address is > 16 A fixed-size array is used to track TT allocation. This was previously set to 16 which caused a crash because dwc_otg_hcd_allocate_port would read past the end of the array. This was hit if a hub was plugged in which enumerated as addr > 16, due to previous device resets or unplugs. Also add #ifdef FIQ_DEBUG around hcd->hub_port_alloc[], which grows to a large size if 128 hub addresses are supported. This field is for debug only for tracking which frame an allocate happened in. dwc_otg: make channel halts with unknown state less damaging If the IRQ received a channel halt interrupt through the FIQ with no other bits set, the IRQ would not release the host channel and never complete the URB. Add catchall handling to treat as a transaction error and retry. dwc_otg: fiq_split: use TTs with more granularity This fixes certain issues with split transaction scheduling. - Isochronous multi-packet OUT transactions now hog the TT until they are completed - this prevents hubs aborting transactions if they get a periodic start-split out-of-order - Don't perform TT allocation on non-periodic endpoints - this allows simultaneous use of the TT's bulk/control and periodic transaction buffers This commit will mainly affect USB audio playback. dwc_otg: fix potential sleep while atomic during urb enqueue Fixes a regression introduced witheb1b482a. Kmalloc called from dwc_otg_hcd_qtd_add / dwc_otg_hcd_qtd_create did not always have the GPF_ATOMIC flag set. Force this flag when inside the larger critical section. dwc_otg: make fiq_split_enable imply fiq_fix_enable Failing to set up the FIQ correctly would result in "IRQ 32: nobody cared" errors in dmesg. dwc_otg: prevent crashes on host port disconnects Fix several issues resulting in crashes or inconsistent state if a Model A root port was disconnected. - Clean up queue heads properly in kill_urbs_in_qh_list by removing the empty QHs from the schedule lists - Set the halt status properly to prevent IRQ handlers from using freed memory - Add fiq_split related cleanup for saved registers - Make microframe scheduling reclaim host channels if active during a disconnect - Abort URBs with -ESHUTDOWN status response, informing device drivers so they respond in a more correct fashion and don't try to resubmit URBs - Prevent IRQ handlers from attempting to handle channel interrupts if the associated URB was dequeued (and the driver state was cleared) dwc_otg: prevent leaking URBs during enqueue A dwc_otg_urb would get leaked if the HCD enqueue function failed for any reason. Free the URB at the appropriate points. dwc_otg: Enable NAK holdoff for control split transactions Certain low-speed devices take a very long time to complete a data or status stage of a control transaction, producing NAK responses until they complete internal processing - the USB2.0 spec limit is up to 500mS. This causes the same type of interrupt storm as seen with USB-serial dongles prior toc8edb238. In certain circumstances, usually while booting, this interrupt storm could cause SD card timeouts. dwc_otg: Fix for occasional lockup on boot when doing a USB reset dwc_otg: Don't issue traffic to LS devices in FS mode Issuing low-speed packets when the root port is in full-speed mode causes the root port to stop responding. Explicitly fail when enqueuing URBs to a LS endpoint on a FS bus. Fix ARM architecture issue with local_irq_restore() If local_fiq_enable() is called before a local_irq_restore(flags) where the flags variable has the F bit set, the FIQ will be erroneously disabled. Fixup arch_local_irq_restore to avoid trampling the F bit in CPSR. Also fix some of the hacks previously implemented for previous dwc_otg incarnations. dwc_otg: fiq_fsm: Base commit for driver rewrite This commit removes the previous FIQ fixes entirely and adds fiq_fsm. This rewrite features much more complete support for split transactions and takes into account several OTG hardware bugs. High-speed isochronous transactions are also capable of being performed by fiq_fsm. All driver options have been removed and replaced with: - dwc_otg.fiq_enable (bool) - dwc_otg.fiq_fsm_enable (bool) - dwc_otg.fiq_fsm_mask (bitmask) - dwc_otg.nak_holdoff (unsigned int) Defaults are specified such that fiq_fsm behaves similarly to the previously implemented FIQ fixes. fiq_fsm: Push error recovery into the FIQ when fiq_fsm is used If the transfer associated with a QTD failed due to a bus error, the HCD would retry the transfer up to 3 times (implementing the USB2.0 three-strikes retry in software). Due to the masking mechanism used by fiq_fsm, it is only possible to pass a single interrupt through to the HCD per-transfer. In this instance host channels would fall off the radar because the error reset would function, but the subsequent channel halt would be lost. Push the error count reset into the FIQ handler. fiq_fsm: Implement timeout mechanism For full-speed endpoints with a large packet size, interrupt latency runs the risk of the FIQ starting a transaction too late in a full-speed frame. If the device is still transmitting data when EOF2 for the downstream frame occurs, the hub will disable the port. This change is not reflected in the hub status endpoint and the device becomes unresponsive. Prevent high-bandwidth transactions from being started too late in a frame. The mechanism is not guaranteed: a combination of bit stuffing and hub latency may still result in a device overrunning. fiq_fsm: fix bounce buffer utilisation for Isochronous OUT Multi-packet isochronous OUT transactions were subject to a few bounday bugs. Fix them. Audio playback is now much more robust: however, an issue stands with devices that have adaptive sinks - ALSA plays samples too fast. dwc_otg: Return full-speed frame numbers in HS mode The frame counter increments on every *microframe* in high-speed mode. Most device drivers expect this number to be in full-speed frames - this caused considerable confusion to e.g. snd_usb_audio which uses the frame counter to estimate the number of samples played. fiq_fsm: save PID on completion of interrupt OUT transfers Also add edge case handling for interrupt transports. Note that for periodic split IN, data toggles are unimplemented in the OTG host hardware - it unconditionally accepts any PID. fiq_fsm: add missing case for fiq_fsm_tt_in_use() Certain combinations of bitrate and endpoint activity could result in a periodic transaction erroneously getting started while the previous Isochronous OUT was still active. fiq_fsm: clear hcintmsk for aborted transactions Prevents the FIQ from erroneously handling interrupts on a timed out channel. fiq_fsm: enable by default fiq_fsm: fix dequeues for non-periodic split transactions If a dequeue happened between the SSPLIT and CSPLIT phases of the transaction, the HCD would never receive an interrupt. fiq_fsm: Disable by default fiq_fsm: Handle HC babble errors The HCTSIZ transfer size field raises a babble interrupt if the counter wraps. Handle the resulting interrupt in this case. dwc_otg: fix interrupt registration for fiq_enable=0 Additionally make the module parameter conditional for wherever hcd->fiq_state is touched. fiq_fsm: Enable by default dwc_otg: Fix various issues with root port and transaction errors Process the host port interrupts correctly (and don't trample them). Root port hotplug now functional again. Fix a few thinkos with the transaction error passthrough for fiq_fsm. fiq_fsm: Implement hack for Split Interrupt transactions Hubs aren't too picky about which endpoint we send Control type split transactions to. By treating Interrupt transfers as Control, it is possible to use the non-periodic queue in the OTG core as well as the non-periodic FIFOs in the hub itself. This massively reduces the microframe exclusivity/contention that periodic split transactions otherwise have to enforce. It goes without saying that this is a fairly egregious USB specification violation, but it works. Original idea by Hans Petter Selasky @ FreeBSD.org. dwc_otg: FIQ support on SMP. Set up FIQ stack and handler on Core 0 only. dwc_otg: introduce fiq_fsm_spin(un|)lock() SMP safety for the FIQ relies on register read-modify write cycles being completed in the correct order. Several places in the DWC code modify registers also touched by the FIQ. Protect these by a bare-bones lock mechanism. This also makes it possible to run the FIQ and IRQ handlers on different cores. fiq_fsm: fix build on bcm2708 and bcm2709 platforms dwc_otg: put some barriers back where they should be for UP bcm2709/dwc_otg: Setup FIQ on core 1 if >1 core active dwc_otg: fixup read-modify-write in critical paths Be more careful about read-modify-write on registers that the FIQ also touches. Guard fiq_fsm_spin_lock with fiq_enable check fiq_fsm: Falling out of the state machine isn't fatal This edge case can be hit if the port is disabled while the FIQ is in the middle of a transaction. Make the effects less severe. Also get rid of the useless return value. squash: dwc_otg: Allow to build without SMP usb: core: make overcurrent messages more prominent Hub overcurrent messages are more serious than "debug". Increase loglevel. usb: dwc_otg: Don't use dma_to_virt() Commit6ce0d20changes dma_to_virt() which breaks this driver. Open code the old dma_to_virt() implementation to work around this. Limit the use of __bus_to_virt() to cases where transfer_buffer_length is set and transfer_buffer is not set. This is done to increase the chance that this driver will also work on ARCH_BCM2835. transfer_buffer should not be NULL if the length is set, but the comment in the code indicates that there are situations where this might happen. drivers/usb/isp1760/isp1760-hcd.c also has a similar comment pointing to a possible: 'usb storage / SCSI bug'. Signed-off-by: Noralf Trønnes <noralf@tronnes.org> dwc_otg: Fix crash when fiq_enable=0 dwc_otg: fiq_fsm: Make high-speed isochronous strided transfers work properly Certain low-bandwidth high-speed USB devices (specialist audio devices, compressed-frame webcams) have packet intervals > 1 microframe. Stride these transfers in the FIQ by using the start-of-frame interrupt to restart the channel at the right time. dwc_otg: Force host mode to fix incorrect compute module boards dwc_otg: Add ARCH_BCM2835 support Signed-off-by: Noralf Trønnes <noralf@tronnes.org> dwc_otg: Simplify FIQ irq number code Dropping ATAGS means we can simplify the FIQ irq number code. Also add error checking on the returned irq number. Signed-off-by: Noralf Trønnes <noralf@tronnes.org> dwc_otg: Remove duplicate gadget probe/unregister function dwc_otg: Properly set the HFIR Douglas Anderson reported: According to the most up to date version of the dwc2 databook, the FRINT field of the HFIR register should be programmed to: * 125 us * (PHY clock freq for HS) - 1 * 1000 us * (PHY clock freq for FS/LS) - 1 This is opposed to older versions of the doc that claimed it should be: * 125 us * (PHY clock freq for HS) * 1000 us * (PHY clock freq for FS/LS) and reported lower timing jitter on a USB analyser dcw_otg: trim xfer length when buffer larger than allocated size is received dwc_otg: Don't free qh align buffers in atomic context dwc_otg: Enable the hack for Split Interrupt transactions by default dwc_otg.fiq_fsm_mask=0xF has long been a suggestion for users with audio stutters or other USB bandwidth issues. So far we are aware of many success stories but no failure caused by this setting. Make it a default to learn more. See: https://www.raspberrypi.org/forums/viewtopic.php?f=28&t=70437 Signed-off-by: popcornmix <popcornmix@gmail.com> dwc_otg: Use kzalloc when suitable dwc_otg: Pass struct device to dma_alloc*() This makes it possible to get the bus address from Device Tree. Signed-off-by: Noralf Trønnes <noralf@tronnes.org> dwc_otg: fix summarize urb->actual_length for isochronous transfers Kernel does not copy input data of ISO transfers to userspace if actual_length is set only in ISO transfers and not summarized in urb->actual_length. Fixes raspberrypi/linux#903 fiq_fsm: Use correct states when starting isoc OUT transfers In fiq_fsm_start_next_periodic() if an isochronous OUT transfer was selected, no regard was given as to whether this was a single-packet transfer or a multi-packet staged transfer. For single-packet transfers, this had the effect of repeatedly sending OUT packets with bogus data and lengths. Eventually if the channel was repeatedly enabled enough times, this would lock up the OTG core and no further bus transfers would happen. Set the FSM state up properly if we select a single-packet transfer. Fixes https://github.com/raspberrypi/linux/issues/1842 dwc_otg: make nak_holdoff work as intended with empty queues If URBs reading from non-periodic split endpoints were dequeued and the last transfer from the endpoint was a NAK handshake, the resulting qh->nak_frame value was stale which would result in unnecessarily long polling intervals for the first subsequent transfer with a fresh URB. Fixup qh->nak_frame in dwc_otg_hcd_urb_dequeue and also guard against a case where a single URB is submitted to the endpoint, a NAK was received on the transfer immediately prior to receiving data and the device subsequently resubmits another URB past the qh->nak_frame interval. Fixes https://github.com/raspberrypi/linux/issues/1709 dwc_otg: fix split transaction data toggle handling around dequeues See https://github.com/raspberrypi/linux/issues/1709 Fix several issues regarding endpoint state when URBs are dequeued - If the HCD is disconnected, flush FIQ-enabled channels properly - Save the data toggle state for bulk endpoints if the last transfer from an endpoint where URBs were dequeued returned a data packet - Reset hc->start_pkt_count properly in assign_and_init_hc() dwc_otg: fix several potential crash sources On root port disconnect events, the host driver state is cleared and in-progress host channels are forcibly stopped. This doesn't play well with the FIQ running in the background, so: - Guard the disconnect callback with both the host spinlock and FIQ spinlock - Move qtd dereference in dwc_otg_handle_hc_fsm() after the early-out so we don't dereference a qtd that has gone away - Turn catch-all BUG()s in dwc_otg_handle_hc_fsm() into warnings. dwc_otg: delete hcd->channel_lock The lock serves no purpose as it is only held while the HCD spinlock is already being held. dwc_otg: remove unnecessary dma-mode channel halts on disconnect interrupt Host channels are already halted in kill_urbs_in_qh_list() with the subsequent interrupt processing behaving as if the URB was dequeued via HCD callback. There's no need to clobber the host channel registers a second time as this exposes races between the driver and host channel resulting in hcd->free_hc_list becoming corrupted. dwcotg: Allow to build without FIQ on ARM64 Signed-off-by: popcornmix <popcornmix@gmail.com> dwc_otg: make periodic scheduling behave properly for FS buses If the root port is in full-speed mode, transfer times at 12mbit/s would be calculated but matched against high-speed quotas. Reinitialise hcd->frame_usecs[i] on each port enable event so that full-speed bandwidth can be tracked sensibly. Also, don't bother using the FIQ for transfers when in full-speed mode - at the slower bus speed, interrupt frequency is reduced by an order of magnitude. Related issue: https://github.com/raspberrypi/linux/issues/2020 dwc_otg: fiq_fsm: Make isochronous compatibility checks work properly Get rid of the spammy printk and local pointer mangling. Also, there is a nominal benefit for using fiq_fsm for isochronous transfers in FS mode (~1.1k IRQs per second vs 2.1k IRQs per second) so remove the root port speed check. dwc_otg: add module parameter int_ep_interval_min Add a module parameter (defaulting to ignored) that clamps the polling rate of high-speed Interrupt endpoints to a minimum microframe interval. The parameter is modifiable at runtime as it is used when activating new endpoints (such as on device connect). dwc_otg: fiq_fsm: Add non-periodic TT exclusivity constraints Certain hub types do not discriminate between pipe direction (IN or OUT) when considering non-periodic transfers. Therefore these hubs get confused if multiple transfers are issued in different directions with the same device address and endpoint number. Constrain queuing non-periodic split transactions so they are performed serially in such cases. Related: https://github.com/raspberrypi/linux/issues/2024 dwc_otg: Fixup change to DRIVER_ATTR interface dwc_otg: Fix compilation warnings Signed-off-by: Phil Elwell <phil@raspberrypi.org> USB_DWCOTG: Disable building dwc_otg as a module (#2265) When dwc_otg is built as a module, build will fail with the following error: ERROR: "DWC_TASK_HI_SCHEDULE" [drivers/usb/host/dwc_otg/dwc_otg.ko] undefined! scripts/Makefile.modpost:91: recipe for target '__modpost' failed make[1]: *** [__modpost] Error 1 Makefile:1199: recipe for target 'modules' failed make: *** [modules] Error 2 Even if the error is solved by including the missing DWC_TASK_HI_SCHEDULE function, the kernel will panic when loading dwc_otg. As a workaround, simply prevent user from building dwc_otg as a module as the current kernel does not support it. See: https://github.com/raspberrypi/linux/issues/2258 Signed-off-by: Malik Olivier Boussejra <malik@boussejra.com> dwc_otg: New timer API dwc_otg: Fix removed ACCESS_ONCE->READ_ONCE dwc_otg: don't unconditionally force host mode in dwc_otg_cil_init() Add the ability to disable force_host_mode for those that want to use dwc_otg in both device and host modes. dwc_otg: Fix a regression when dequeueing isochronous transfers In282bed95(dwc_otg: make nak_holdoff work as intended with empty queues) the dequeue mechanism was changed to leave FIQ-enabled transfers to run to completion - to avoid leaving hub TT buffers with stale packets lying around. This broke FIQ-accelerated isochronous transfers, as this then meant that dozens of transfers were performed after the dequeue function returned. Restore the state machine fence for isochronous transfers. fiq_fsm: rewind DMA pointer for OUT transactions that fail (#2288) See: https://github.com/raspberrypi/linux/issues/2140 dwc_otg: add smp_mb() to prevent driver state corruption on boot Occasional crashes have been seen where the FIQ code dereferences invalid/random pointers immediately after being set up, leading to panic on boot. The crash occurs as the FIQ code races against hcd_init_fiq() and the hcd_init_fiq() code races against the outstanding memory stores from dwc_otg_hcd_init(). Use explicit barriers after touching driver state. usb: dwc_otg: fix memory corruption in dwc_otg driver [Upstream commit51b1b64917] The move from the staging tree to the main tree exposed a longstanding memory corruption bug in the dwc2 driver. The reordering of the driver initialization caused the dwc2 driver to corrupt the initialization data of the sdhci driver on the Raspberry Pi platform, which made the bug show up. The error is in calling to_usb_device(hsotg->dev), since ->dev is not a member of struct usb_device. The easiest fix is to just remove the offending code, since it is not really needed. Thanks to Stephen Warren for tracking down the cause of this. Reported-by: Andre Heider <a.heider@gmail.com> Tested-by: Stephen Warren <swarren@wwwdotorg.org> Signed-off-by: Paul Zimmerman <paulz@synopsys.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> [lukas: port from upstream dwc2 to out-of-tree dwc_otg driver] Signed-off-by: Lukas Wunner <lukas@wunner.de> usb: dwb_otg: Fix unreachable switch statement warning This warning appears with GCC 7.3.0 from toolchains.bootlin.com: ../drivers/usb/host/dwc_otg/dwc_otg_fiq_fsm.c: In function ‘fiq_fsm_update_hs_isoc’: ../drivers/usb/host/dwc_otg/dwc_otg_fiq_fsm.c:595:61: warning: statement will never be executed [-Wswitch-unreachable] st->hctsiz_copy.b.xfersize = nrpackets * st->hcchar_copy.b.mps; ~~~~~~~~~~~~~~~~~^~~~ Signed-off-by: Nathan Chancellor <natechancellor@gmail.com> dwc_otg: fiq_fsm: fix incorrect DMA register offset calculation Rationalise the offset and update all call sites. Fixes https://github.com/raspberrypi/linux/issues/2408 dwc_otg: fix bug with port_addr assignment for single-TT hubs See https://github.com/raspberrypi/linux/issues/2734 The "Hub Port" field in the split transaction packet was always set to 1 for single-TT hubs. The majority of single-TT hub products apparently ignore this field and broadcast to all downstream enabled ports, which masked the issue. A subset of hub devices apparently need the port number to be exact or split transactions will fail. usb: dwc_otg: Clean up build warnings on 64bit kernels No functional changes. Almost all are changes to logging lines. Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.org> usb: dwc_otg: Use dma allocation for mphi dummy_send buffer The FIQ driver used a kzalloc'ed buffer for dummy_send, passing a kernel virtual address to the hardware block. The buffer is only ever used for a dummy read, so it should be harmless, but there is the chance that it will cause exceptions. Use a dma allocation so that we have a genuine bus address, and read from that. Free the allocation when done for good measure. Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.org> dwc_otg: only do_split when we actually need to do a split The previous test would fail if the root port was in fullspeed mode and there was a hub between the FS device and the root port. While the transfer worked, the schedule mangling performed for high-speed split transfers would break leading to an 8ms polling interval. dwc_otg: fix locking around dequeueing and killing URBs kill_urbs_in_qh_list() is practically only ever called with the fiq lock already held, so don't spinlock twice in the case where we need to cancel an isochronous transfer. Also fix up a case where the global interrupt register could be read with the fiq lock not held. Fixes the deadlock seen in https://github.com/raspberrypi/linux/issues/2907 ARM64/DWC_OTG: Port dwc_otg driver to ARM64 In ARM64, the FIQ mechanism used by this driver is not current implemented. As a workaround, reqular IRQ is used instead of FIQ. In a separate change, the IRQ-CPU mapping is round robined on ARM64 to increase concurrency and allow multiple interrupts to be serviced at a time. This reduces the need for FIQ. Tests Run: This mechanism is most likely to break when multiple USB devices are attached at the same time. So the system was tested under stress. Devices: 1. USB Speakers playing back a FLAC audio through VLC at 96KHz.(Higher then typically, but supported on my speakers). 2. sftp transferring large files through the buildin ethernet connection which is connected through USB. 3. Keyboard and mouse attached and being used. Although I do occasionally hear some glitches, the music seems to play quite well. Signed-off-by: Michael Zoran <mzoran@crowfest.net> usb: dwc_otg: Clean up interrupt claiming code The FIQ/IRQ interrupt number identification code is scattered through the dwc_otg driver. Rationalise it, simplifying the code and solving an existing issue. See: https://github.com/raspberrypi/linux/issues/2612 Signed-off-by: Phil Elwell <phil@raspberrypi.org> dwc_otg: Choose appropriate IRQ handover strategy 2711 has no MPHI peripheral, but the ARM Control block can fake interrupts. Use the size of the DTB "mphi" reg block to determine which is required. Signed-off-by: Phil Elwell <phil@raspberrypi.org> usb: host: dwc_otg: fix compiling in separate directory The dwc_otg Makefile does not respect the O=path argument correctly: include paths in CFLAGS are given relatively to object path, not source path. Compiling in a separate directory yields #include errors. Signed-off-by: Marek Behún <marek.behun@nic.cz> dwc_otg: use align_buf for small IN control transfers (#3150) The hardware will do a 4-byte write to memory on any IN packet received that is between 1 and 3 bytes long. This tramples memory in the uvcvideo driver, as it uses a sequence of 1- and 2-byte control transfers to query the min/max/range/step of each individual camera control and gives us buffers that are offsets into a struct. Catch small control transfers in the data phase and use the align_buf to bounce the correct number of bytes into the URB's buffer. In general, short packets on non-control endpoints should be OK as URBs should have enough buffer space for a wMaxPacket size transfer. See: https://github.com/raspberrypi/linux/issues/3148 Signed-off-by: Jonathan Bell <jonathan@raspberrypi.org> dwc_otg: Declare DMA capability with HCD_DMA flag Following [1], USB controllers have to declare DMA capabilities in order for them to be used by adding the HCD_DMA flag to their hc_driver struct. [1]7b81cb6bdd("usb: add a HCD_DMA flag instead of guestimating DMA capabilities") Signed-off-by: Phil Elwell <phil@raspberrypi.org> dwc_otg: checking the urb->transfer_buffer too early (#3332) After enable the HIGHMEM and VMSPLIT_3G, the dwc_otg driver doesn't work well on Pi2/3 boards with 1G physical ram. Users experience the failure when copying a file of 600M size to the USB stick. And at the same time, the dmesg shows: usb 1-1.1.2: reset high-speed USB device number 8 using dwc_otg sd 0:0:0:0: [sda] tag#0 FAILED Result: hostbyte=DID_ERROR driverbyte=DRIVER_OK blk_update_request: I/O error, dev sda, sector 3024048 op 0x1:(WRITE) flags 0x4000 phys_seg 15 prio class 0 When this happens, the sg_buf sent to the driver is located in the highmem region, the usb_sg_init() in the core/message.c will leave transfer_buffer to NULL if the sg_buf is in highmem, but in the dwc_otg driver, it returns -EINVAL unconditionally if transfer_buffer is NULL. The driver can handle the situation of buffer to be NULL, if it is in DMA mode, it will convert an address from transfer_dma. But if the conversion fails or it is in the PIO mode, we should check buffer and return -EINVAL if it is NULL. BugLink: https://bugs.launchpad.net/bugs/1852510 Signed-off-by: Hui Wang <hui.wang@canonical.com> dwc_otg: constrain endpoint max packet and transfer size on split IN The hcd would unconditionally set the transfer length to the endpoint packet size for non-isoc IN transfers. If the remaining buffer length was less than the length of returned data, random memory would get scribbled over, with bad effects if it crossed a page boundary. Force a babble error if this happens by limiting the max transfer size to the available buffer space. DMA will stop writing to memory on a babble condition. The hardware expects xfersize to be an integer multiple of maxpacket size, so override hcchar.b.mps as well. Signed-off-by: Jonathan Bell <jonathan@raspberrypi.org> dwc_otg: fiq_fsm: pause when cancelling split transactions Non-periodic splits will DMA to/from the driver-provided transfer_buffer, which may be freed immediately after the dequeue call returns. Block until we know the transfer is complete. A similar delay is needed when cleaning up disconnects, as the FIQ could have started a periodic transfer in the previous microframe to the one that triggered a disconnect. Signed-off-by: Jonathan Bell <jonathan@raspberrypi.org> dwc_otg: fiq_fsm: add a barrier on entry into FIQ handler(s) On BCM2835, there is no hardware guarantee that multiple outstanding reads to different peripherals will complete in-order. The FIQ code uses peripheral reads without barriers for performance, so in the case where a read to a slow peripheral was issued immediately prior to FIQ entry, the first peripheral read that the FIQ did could end up with wrong read data returned. Add dsb(sy) on entry so that all outstanding reads are retired. The FIQ only issues reads to the dwc_otg core, so per-read barriers in the handler itself are not required. On BCM2836 and BCM2837 the barrier is not strictly required due to differences in how the peripheral bus is implemented, but having arch-specific handlers that introduce different latencies is risky. Signed-off-by: Jonathan Bell <jonathan@raspberrypi.org>
947 lines
27 KiB
C
947 lines
27 KiB
C
/*
|
|
* Copyright (c) 1998 The NetBSD Foundation, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by Lennart Augustsson (lennart@augustsson.net) at
|
|
* Carlstedt Research & Technology.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the NetBSD
|
|
* Foundation, Inc. and its contributors.
|
|
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/* Modified by Synopsys, Inc, 12/12/2007 */
|
|
|
|
|
|
#ifndef _USB_H_
|
|
#define _USB_H_
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/*
|
|
* The USB records contain some unaligned little-endian word
|
|
* components. The U[SG]ETW macros take care of both the alignment
|
|
* and endian problem and should always be used to access non-byte
|
|
* values.
|
|
*/
|
|
typedef u_int8_t uByte;
|
|
typedef u_int8_t uWord[2];
|
|
typedef u_int8_t uDWord[4];
|
|
|
|
#define USETW2(w,h,l) ((w)[0] = (u_int8_t)(l), (w)[1] = (u_int8_t)(h))
|
|
#define UCONSTW(x) { (x) & 0xff, ((x) >> 8) & 0xff }
|
|
#define UCONSTDW(x) { (x) & 0xff, ((x) >> 8) & 0xff, \
|
|
((x) >> 16) & 0xff, ((x) >> 24) & 0xff }
|
|
|
|
#if 1
|
|
#define UGETW(w) ((w)[0] | ((w)[1] << 8))
|
|
#define USETW(w,v) ((w)[0] = (u_int8_t)(v), (w)[1] = (u_int8_t)((v) >> 8))
|
|
#define UGETDW(w) ((w)[0] | ((w)[1] << 8) | ((w)[2] << 16) | ((w)[3] << 24))
|
|
#define USETDW(w,v) ((w)[0] = (u_int8_t)(v), \
|
|
(w)[1] = (u_int8_t)((v) >> 8), \
|
|
(w)[2] = (u_int8_t)((v) >> 16), \
|
|
(w)[3] = (u_int8_t)((v) >> 24))
|
|
#else
|
|
/*
|
|
* On little-endian machines that can handle unanliged accesses
|
|
* (e.g. i386) these macros can be replaced by the following.
|
|
*/
|
|
#define UGETW(w) (*(u_int16_t *)(w))
|
|
#define USETW(w,v) (*(u_int16_t *)(w) = (v))
|
|
#define UGETDW(w) (*(u_int32_t *)(w))
|
|
#define USETDW(w,v) (*(u_int32_t *)(w) = (v))
|
|
#endif
|
|
|
|
/*
|
|
* Macros for accessing UAS IU fields, which are big-endian
|
|
*/
|
|
#define IUSETW2(w,h,l) ((w)[0] = (u_int8_t)(h), (w)[1] = (u_int8_t)(l))
|
|
#define IUCONSTW(x) { ((x) >> 8) & 0xff, (x) & 0xff }
|
|
#define IUCONSTDW(x) { ((x) >> 24) & 0xff, ((x) >> 16) & 0xff, \
|
|
((x) >> 8) & 0xff, (x) & 0xff }
|
|
#define IUGETW(w) (((w)[0] << 8) | (w)[1])
|
|
#define IUSETW(w,v) ((w)[0] = (u_int8_t)((v) >> 8), (w)[1] = (u_int8_t)(v))
|
|
#define IUGETDW(w) (((w)[0] << 24) | ((w)[1] << 16) | ((w)[2] << 8) | (w)[3])
|
|
#define IUSETDW(w,v) ((w)[0] = (u_int8_t)((v) >> 24), \
|
|
(w)[1] = (u_int8_t)((v) >> 16), \
|
|
(w)[2] = (u_int8_t)((v) >> 8), \
|
|
(w)[3] = (u_int8_t)(v))
|
|
|
|
#define UPACKED __attribute__((__packed__))
|
|
|
|
typedef struct {
|
|
uByte bmRequestType;
|
|
uByte bRequest;
|
|
uWord wValue;
|
|
uWord wIndex;
|
|
uWord wLength;
|
|
} UPACKED usb_device_request_t;
|
|
|
|
#define UT_GET_DIR(a) ((a) & 0x80)
|
|
#define UT_WRITE 0x00
|
|
#define UT_READ 0x80
|
|
|
|
#define UT_GET_TYPE(a) ((a) & 0x60)
|
|
#define UT_STANDARD 0x00
|
|
#define UT_CLASS 0x20
|
|
#define UT_VENDOR 0x40
|
|
|
|
#define UT_GET_RECIPIENT(a) ((a) & 0x1f)
|
|
#define UT_DEVICE 0x00
|
|
#define UT_INTERFACE 0x01
|
|
#define UT_ENDPOINT 0x02
|
|
#define UT_OTHER 0x03
|
|
|
|
#define UT_READ_DEVICE (UT_READ | UT_STANDARD | UT_DEVICE)
|
|
#define UT_READ_INTERFACE (UT_READ | UT_STANDARD | UT_INTERFACE)
|
|
#define UT_READ_ENDPOINT (UT_READ | UT_STANDARD | UT_ENDPOINT)
|
|
#define UT_WRITE_DEVICE (UT_WRITE | UT_STANDARD | UT_DEVICE)
|
|
#define UT_WRITE_INTERFACE (UT_WRITE | UT_STANDARD | UT_INTERFACE)
|
|
#define UT_WRITE_ENDPOINT (UT_WRITE | UT_STANDARD | UT_ENDPOINT)
|
|
#define UT_READ_CLASS_DEVICE (UT_READ | UT_CLASS | UT_DEVICE)
|
|
#define UT_READ_CLASS_INTERFACE (UT_READ | UT_CLASS | UT_INTERFACE)
|
|
#define UT_READ_CLASS_OTHER (UT_READ | UT_CLASS | UT_OTHER)
|
|
#define UT_READ_CLASS_ENDPOINT (UT_READ | UT_CLASS | UT_ENDPOINT)
|
|
#define UT_WRITE_CLASS_DEVICE (UT_WRITE | UT_CLASS | UT_DEVICE)
|
|
#define UT_WRITE_CLASS_INTERFACE (UT_WRITE | UT_CLASS | UT_INTERFACE)
|
|
#define UT_WRITE_CLASS_OTHER (UT_WRITE | UT_CLASS | UT_OTHER)
|
|
#define UT_WRITE_CLASS_ENDPOINT (UT_WRITE | UT_CLASS | UT_ENDPOINT)
|
|
#define UT_READ_VENDOR_DEVICE (UT_READ | UT_VENDOR | UT_DEVICE)
|
|
#define UT_READ_VENDOR_INTERFACE (UT_READ | UT_VENDOR | UT_INTERFACE)
|
|
#define UT_READ_VENDOR_OTHER (UT_READ | UT_VENDOR | UT_OTHER)
|
|
#define UT_READ_VENDOR_ENDPOINT (UT_READ | UT_VENDOR | UT_ENDPOINT)
|
|
#define UT_WRITE_VENDOR_DEVICE (UT_WRITE | UT_VENDOR | UT_DEVICE)
|
|
#define UT_WRITE_VENDOR_INTERFACE (UT_WRITE | UT_VENDOR | UT_INTERFACE)
|
|
#define UT_WRITE_VENDOR_OTHER (UT_WRITE | UT_VENDOR | UT_OTHER)
|
|
#define UT_WRITE_VENDOR_ENDPOINT (UT_WRITE | UT_VENDOR | UT_ENDPOINT)
|
|
|
|
/* Requests */
|
|
#define UR_GET_STATUS 0x00
|
|
#define USTAT_STANDARD_STATUS 0x00
|
|
#define WUSTAT_WUSB_FEATURE 0x01
|
|
#define WUSTAT_CHANNEL_INFO 0x02
|
|
#define WUSTAT_RECEIVED_DATA 0x03
|
|
#define WUSTAT_MAS_AVAILABILITY 0x04
|
|
#define WUSTAT_CURRENT_TRANSMIT_POWER 0x05
|
|
#define UR_CLEAR_FEATURE 0x01
|
|
#define UR_SET_FEATURE 0x03
|
|
#define UR_SET_AND_TEST_FEATURE 0x0c
|
|
#define UR_SET_ADDRESS 0x05
|
|
#define UR_GET_DESCRIPTOR 0x06
|
|
#define UDESC_DEVICE 0x01
|
|
#define UDESC_CONFIG 0x02
|
|
#define UDESC_STRING 0x03
|
|
#define UDESC_INTERFACE 0x04
|
|
#define UDESC_ENDPOINT 0x05
|
|
#define UDESC_SS_USB_COMPANION 0x30
|
|
#define UDESC_DEVICE_QUALIFIER 0x06
|
|
#define UDESC_OTHER_SPEED_CONFIGURATION 0x07
|
|
#define UDESC_INTERFACE_POWER 0x08
|
|
#define UDESC_OTG 0x09
|
|
#define WUDESC_SECURITY 0x0c
|
|
#define WUDESC_KEY 0x0d
|
|
#define WUD_GET_KEY_INDEX(_wValue_) ((_wValue_) & 0xf)
|
|
#define WUD_GET_KEY_TYPE(_wValue_) (((_wValue_) & 0x30) >> 4)
|
|
#define WUD_KEY_TYPE_ASSOC 0x01
|
|
#define WUD_KEY_TYPE_GTK 0x02
|
|
#define WUD_GET_KEY_ORIGIN(_wValue_) (((_wValue_) & 0x40) >> 6)
|
|
#define WUD_KEY_ORIGIN_HOST 0x00
|
|
#define WUD_KEY_ORIGIN_DEVICE 0x01
|
|
#define WUDESC_ENCRYPTION_TYPE 0x0e
|
|
#define WUDESC_BOS 0x0f
|
|
#define WUDESC_DEVICE_CAPABILITY 0x10
|
|
#define WUDESC_WIRELESS_ENDPOINT_COMPANION 0x11
|
|
#define UDESC_BOS 0x0f
|
|
#define UDESC_DEVICE_CAPABILITY 0x10
|
|
#define UDESC_CS_DEVICE 0x21 /* class specific */
|
|
#define UDESC_CS_CONFIG 0x22
|
|
#define UDESC_CS_STRING 0x23
|
|
#define UDESC_CS_INTERFACE 0x24
|
|
#define UDESC_CS_ENDPOINT 0x25
|
|
#define UDESC_HUB 0x29
|
|
#define UR_SET_DESCRIPTOR 0x07
|
|
#define UR_GET_CONFIG 0x08
|
|
#define UR_SET_CONFIG 0x09
|
|
#define UR_GET_INTERFACE 0x0a
|
|
#define UR_SET_INTERFACE 0x0b
|
|
#define UR_SYNCH_FRAME 0x0c
|
|
#define WUR_SET_ENCRYPTION 0x0d
|
|
#define WUR_GET_ENCRYPTION 0x0e
|
|
#define WUR_SET_HANDSHAKE 0x0f
|
|
#define WUR_GET_HANDSHAKE 0x10
|
|
#define WUR_SET_CONNECTION 0x11
|
|
#define WUR_SET_SECURITY_DATA 0x12
|
|
#define WUR_GET_SECURITY_DATA 0x13
|
|
#define WUR_SET_WUSB_DATA 0x14
|
|
#define WUDATA_DRPIE_INFO 0x01
|
|
#define WUDATA_TRANSMIT_DATA 0x02
|
|
#define WUDATA_TRANSMIT_PARAMS 0x03
|
|
#define WUDATA_RECEIVE_PARAMS 0x04
|
|
#define WUDATA_TRANSMIT_POWER 0x05
|
|
#define WUR_LOOPBACK_DATA_WRITE 0x15
|
|
#define WUR_LOOPBACK_DATA_READ 0x16
|
|
#define WUR_SET_INTERFACE_DS 0x17
|
|
|
|
/* Feature numbers */
|
|
#define UF_ENDPOINT_HALT 0
|
|
#define UF_DEVICE_REMOTE_WAKEUP 1
|
|
#define UF_TEST_MODE 2
|
|
#define UF_DEVICE_B_HNP_ENABLE 3
|
|
#define UF_DEVICE_A_HNP_SUPPORT 4
|
|
#define UF_DEVICE_A_ALT_HNP_SUPPORT 5
|
|
#define WUF_WUSB 3
|
|
#define WUF_TX_DRPIE 0x0
|
|
#define WUF_DEV_XMIT_PACKET 0x1
|
|
#define WUF_COUNT_PACKETS 0x2
|
|
#define WUF_CAPTURE_PACKETS 0x3
|
|
#define UF_FUNCTION_SUSPEND 0
|
|
#define UF_U1_ENABLE 48
|
|
#define UF_U2_ENABLE 49
|
|
#define UF_LTM_ENABLE 50
|
|
|
|
/* Class requests from the USB 2.0 hub spec, table 11-15 */
|
|
#define UCR_CLEAR_HUB_FEATURE (0x2000 | UR_CLEAR_FEATURE)
|
|
#define UCR_CLEAR_PORT_FEATURE (0x2300 | UR_CLEAR_FEATURE)
|
|
#define UCR_GET_HUB_DESCRIPTOR (0xa000 | UR_GET_DESCRIPTOR)
|
|
#define UCR_GET_HUB_STATUS (0xa000 | UR_GET_STATUS)
|
|
#define UCR_GET_PORT_STATUS (0xa300 | UR_GET_STATUS)
|
|
#define UCR_SET_HUB_FEATURE (0x2000 | UR_SET_FEATURE)
|
|
#define UCR_SET_PORT_FEATURE (0x2300 | UR_SET_FEATURE)
|
|
#define UCR_SET_AND_TEST_PORT_FEATURE (0xa300 | UR_SET_AND_TEST_FEATURE)
|
|
|
|
#ifdef _MSC_VER
|
|
#include <pshpack1.h>
|
|
#endif
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bDescriptorSubtype;
|
|
} UPACKED usb_descriptor_t;
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
} UPACKED usb_descriptor_header_t;
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uWord bcdUSB;
|
|
#define UD_USB_2_0 0x0200
|
|
#define UD_IS_USB2(d) (UGETW((d)->bcdUSB) >= UD_USB_2_0)
|
|
uByte bDeviceClass;
|
|
uByte bDeviceSubClass;
|
|
uByte bDeviceProtocol;
|
|
uByte bMaxPacketSize;
|
|
/* The fields below are not part of the initial descriptor. */
|
|
uWord idVendor;
|
|
uWord idProduct;
|
|
uWord bcdDevice;
|
|
uByte iManufacturer;
|
|
uByte iProduct;
|
|
uByte iSerialNumber;
|
|
uByte bNumConfigurations;
|
|
} UPACKED usb_device_descriptor_t;
|
|
#define USB_DEVICE_DESCRIPTOR_SIZE 18
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uWord wTotalLength;
|
|
uByte bNumInterface;
|
|
uByte bConfigurationValue;
|
|
uByte iConfiguration;
|
|
#define UC_ATT_ONE (1 << 7) /* must be set */
|
|
#define UC_ATT_SELFPOWER (1 << 6) /* self powered */
|
|
#define UC_ATT_WAKEUP (1 << 5) /* can wakeup */
|
|
#define UC_ATT_BATTERY (1 << 4) /* battery powered */
|
|
uByte bmAttributes;
|
|
#define UC_BUS_POWERED 0x80
|
|
#define UC_SELF_POWERED 0x40
|
|
#define UC_REMOTE_WAKEUP 0x20
|
|
uByte bMaxPower; /* max current in 2 mA units */
|
|
#define UC_POWER_FACTOR 2
|
|
} UPACKED usb_config_descriptor_t;
|
|
#define USB_CONFIG_DESCRIPTOR_SIZE 9
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bInterfaceNumber;
|
|
uByte bAlternateSetting;
|
|
uByte bNumEndpoints;
|
|
uByte bInterfaceClass;
|
|
uByte bInterfaceSubClass;
|
|
uByte bInterfaceProtocol;
|
|
uByte iInterface;
|
|
} UPACKED usb_interface_descriptor_t;
|
|
#define USB_INTERFACE_DESCRIPTOR_SIZE 9
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bEndpointAddress;
|
|
#define UE_GET_DIR(a) ((a) & 0x80)
|
|
#define UE_SET_DIR(a,d) ((a) | (((d)&1) << 7))
|
|
#define UE_DIR_IN 0x80
|
|
#define UE_DIR_OUT 0x00
|
|
#define UE_ADDR 0x0f
|
|
#define UE_GET_ADDR(a) ((a) & UE_ADDR)
|
|
uByte bmAttributes;
|
|
#define UE_XFERTYPE 0x03
|
|
#define UE_CONTROL 0x00
|
|
#define UE_ISOCHRONOUS 0x01
|
|
#define UE_BULK 0x02
|
|
#define UE_INTERRUPT 0x03
|
|
#define UE_GET_XFERTYPE(a) ((a) & UE_XFERTYPE)
|
|
#define UE_ISO_TYPE 0x0c
|
|
#define UE_ISO_ASYNC 0x04
|
|
#define UE_ISO_ADAPT 0x08
|
|
#define UE_ISO_SYNC 0x0c
|
|
#define UE_GET_ISO_TYPE(a) ((a) & UE_ISO_TYPE)
|
|
uWord wMaxPacketSize;
|
|
uByte bInterval;
|
|
} UPACKED usb_endpoint_descriptor_t;
|
|
#define USB_ENDPOINT_DESCRIPTOR_SIZE 7
|
|
|
|
typedef struct ss_endpoint_companion_descriptor {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bMaxBurst;
|
|
#define USSE_GET_MAX_STREAMS(a) ((a) & 0x1f)
|
|
#define USSE_SET_MAX_STREAMS(a, b) ((a) | ((b) & 0x1f))
|
|
#define USSE_GET_MAX_PACKET_NUM(a) ((a) & 0x03)
|
|
#define USSE_SET_MAX_PACKET_NUM(a, b) ((a) | ((b) & 0x03))
|
|
uByte bmAttributes;
|
|
uWord wBytesPerInterval;
|
|
} UPACKED ss_endpoint_companion_descriptor_t;
|
|
#define USB_SS_ENDPOINT_COMPANION_DESCRIPTOR_SIZE 6
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uWord bString[127];
|
|
} UPACKED usb_string_descriptor_t;
|
|
#define USB_MAX_STRING_LEN 128
|
|
#define USB_LANGUAGE_TABLE 0 /* # of the string language id table */
|
|
|
|
/* Hub specific request */
|
|
#define UR_GET_BUS_STATE 0x02
|
|
#define UR_CLEAR_TT_BUFFER 0x08
|
|
#define UR_RESET_TT 0x09
|
|
#define UR_GET_TT_STATE 0x0a
|
|
#define UR_STOP_TT 0x0b
|
|
|
|
/* Hub features */
|
|
#define UHF_C_HUB_LOCAL_POWER 0
|
|
#define UHF_C_HUB_OVER_CURRENT 1
|
|
#define UHF_PORT_CONNECTION 0
|
|
#define UHF_PORT_ENABLE 1
|
|
#define UHF_PORT_SUSPEND 2
|
|
#define UHF_PORT_OVER_CURRENT 3
|
|
#define UHF_PORT_RESET 4
|
|
#define UHF_PORT_L1 5
|
|
#define UHF_PORT_POWER 8
|
|
#define UHF_PORT_LOW_SPEED 9
|
|
#define UHF_PORT_HIGH_SPEED 10
|
|
#define UHF_C_PORT_CONNECTION 16
|
|
#define UHF_C_PORT_ENABLE 17
|
|
#define UHF_C_PORT_SUSPEND 18
|
|
#define UHF_C_PORT_OVER_CURRENT 19
|
|
#define UHF_C_PORT_RESET 20
|
|
#define UHF_C_PORT_L1 23
|
|
#define UHF_PORT_TEST 21
|
|
#define UHF_PORT_INDICATOR 22
|
|
|
|
typedef struct {
|
|
uByte bDescLength;
|
|
uByte bDescriptorType;
|
|
uByte bNbrPorts;
|
|
uWord wHubCharacteristics;
|
|
#define UHD_PWR 0x0003
|
|
#define UHD_PWR_GANGED 0x0000
|
|
#define UHD_PWR_INDIVIDUAL 0x0001
|
|
#define UHD_PWR_NO_SWITCH 0x0002
|
|
#define UHD_COMPOUND 0x0004
|
|
#define UHD_OC 0x0018
|
|
#define UHD_OC_GLOBAL 0x0000
|
|
#define UHD_OC_INDIVIDUAL 0x0008
|
|
#define UHD_OC_NONE 0x0010
|
|
#define UHD_TT_THINK 0x0060
|
|
#define UHD_TT_THINK_8 0x0000
|
|
#define UHD_TT_THINK_16 0x0020
|
|
#define UHD_TT_THINK_24 0x0040
|
|
#define UHD_TT_THINK_32 0x0060
|
|
#define UHD_PORT_IND 0x0080
|
|
uByte bPwrOn2PwrGood; /* delay in 2 ms units */
|
|
#define UHD_PWRON_FACTOR 2
|
|
uByte bHubContrCurrent;
|
|
uByte DeviceRemovable[32]; /* max 255 ports */
|
|
#define UHD_NOT_REMOV(desc, i) \
|
|
(((desc)->DeviceRemovable[(i)/8] >> ((i) % 8)) & 1)
|
|
/* deprecated */ uByte PortPowerCtrlMask[1];
|
|
} UPACKED usb_hub_descriptor_t;
|
|
#define USB_HUB_DESCRIPTOR_SIZE 9 /* includes deprecated PortPowerCtrlMask */
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uWord bcdUSB;
|
|
uByte bDeviceClass;
|
|
uByte bDeviceSubClass;
|
|
uByte bDeviceProtocol;
|
|
uByte bMaxPacketSize0;
|
|
uByte bNumConfigurations;
|
|
uByte bReserved;
|
|
} UPACKED usb_device_qualifier_t;
|
|
#define USB_DEVICE_QUALIFIER_SIZE 10
|
|
|
|
typedef struct {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bmAttributes;
|
|
#define UOTG_SRP 0x01
|
|
#define UOTG_HNP 0x02
|
|
} UPACKED usb_otg_descriptor_t;
|
|
|
|
/* OTG feature selectors */
|
|
#define UOTG_B_HNP_ENABLE 3
|
|
#define UOTG_A_HNP_SUPPORT 4
|
|
#define UOTG_A_ALT_HNP_SUPPORT 5
|
|
|
|
typedef struct {
|
|
uWord wStatus;
|
|
/* Device status flags */
|
|
#define UDS_SELF_POWERED 0x0001
|
|
#define UDS_REMOTE_WAKEUP 0x0002
|
|
/* Endpoint status flags */
|
|
#define UES_HALT 0x0001
|
|
} UPACKED usb_status_t;
|
|
|
|
typedef struct {
|
|
uWord wHubStatus;
|
|
#define UHS_LOCAL_POWER 0x0001
|
|
#define UHS_OVER_CURRENT 0x0002
|
|
uWord wHubChange;
|
|
} UPACKED usb_hub_status_t;
|
|
|
|
typedef struct {
|
|
uWord wPortStatus;
|
|
#define UPS_CURRENT_CONNECT_STATUS 0x0001
|
|
#define UPS_PORT_ENABLED 0x0002
|
|
#define UPS_SUSPEND 0x0004
|
|
#define UPS_OVERCURRENT_INDICATOR 0x0008
|
|
#define UPS_RESET 0x0010
|
|
#define UPS_PORT_POWER 0x0100
|
|
#define UPS_LOW_SPEED 0x0200
|
|
#define UPS_HIGH_SPEED 0x0400
|
|
#define UPS_PORT_TEST 0x0800
|
|
#define UPS_PORT_INDICATOR 0x1000
|
|
uWord wPortChange;
|
|
#define UPS_C_CONNECT_STATUS 0x0001
|
|
#define UPS_C_PORT_ENABLED 0x0002
|
|
#define UPS_C_SUSPEND 0x0004
|
|
#define UPS_C_OVERCURRENT_INDICATOR 0x0008
|
|
#define UPS_C_PORT_RESET 0x0010
|
|
} UPACKED usb_port_status_t;
|
|
|
|
#ifdef _MSC_VER
|
|
#include <poppack.h>
|
|
#endif
|
|
|
|
/* Device class codes */
|
|
#define UDCLASS_IN_INTERFACE 0x00
|
|
#define UDCLASS_COMM 0x02
|
|
#define UDCLASS_HUB 0x09
|
|
#define UDSUBCLASS_HUB 0x00
|
|
#define UDPROTO_FSHUB 0x00
|
|
#define UDPROTO_HSHUBSTT 0x01
|
|
#define UDPROTO_HSHUBMTT 0x02
|
|
#define UDCLASS_DIAGNOSTIC 0xdc
|
|
#define UDCLASS_WIRELESS 0xe0
|
|
#define UDSUBCLASS_RF 0x01
|
|
#define UDPROTO_BLUETOOTH 0x01
|
|
#define UDCLASS_VENDOR 0xff
|
|
|
|
/* Interface class codes */
|
|
#define UICLASS_UNSPEC 0x00
|
|
|
|
#define UICLASS_AUDIO 0x01
|
|
#define UISUBCLASS_AUDIOCONTROL 1
|
|
#define UISUBCLASS_AUDIOSTREAM 2
|
|
#define UISUBCLASS_MIDISTREAM 3
|
|
|
|
#define UICLASS_CDC 0x02 /* communication */
|
|
#define UISUBCLASS_DIRECT_LINE_CONTROL_MODEL 1
|
|
#define UISUBCLASS_ABSTRACT_CONTROL_MODEL 2
|
|
#define UISUBCLASS_TELEPHONE_CONTROL_MODEL 3
|
|
#define UISUBCLASS_MULTICHANNEL_CONTROL_MODEL 4
|
|
#define UISUBCLASS_CAPI_CONTROLMODEL 5
|
|
#define UISUBCLASS_ETHERNET_NETWORKING_CONTROL_MODEL 6
|
|
#define UISUBCLASS_ATM_NETWORKING_CONTROL_MODEL 7
|
|
#define UIPROTO_CDC_AT 1
|
|
|
|
#define UICLASS_HID 0x03
|
|
#define UISUBCLASS_BOOT 1
|
|
#define UIPROTO_BOOT_KEYBOARD 1
|
|
|
|
#define UICLASS_PHYSICAL 0x05
|
|
|
|
#define UICLASS_IMAGE 0x06
|
|
|
|
#define UICLASS_PRINTER 0x07
|
|
#define UISUBCLASS_PRINTER 1
|
|
#define UIPROTO_PRINTER_UNI 1
|
|
#define UIPROTO_PRINTER_BI 2
|
|
#define UIPROTO_PRINTER_1284 3
|
|
|
|
#define UICLASS_MASS 0x08
|
|
#define UISUBCLASS_RBC 1
|
|
#define UISUBCLASS_SFF8020I 2
|
|
#define UISUBCLASS_QIC157 3
|
|
#define UISUBCLASS_UFI 4
|
|
#define UISUBCLASS_SFF8070I 5
|
|
#define UISUBCLASS_SCSI 6
|
|
#define UIPROTO_MASS_CBI_I 0
|
|
#define UIPROTO_MASS_CBI 1
|
|
#define UIPROTO_MASS_BBB_OLD 2 /* Not in the spec anymore */
|
|
#define UIPROTO_MASS_BBB 80 /* 'P' for the Iomega Zip drive */
|
|
|
|
#define UICLASS_HUB 0x09
|
|
#define UISUBCLASS_HUB 0
|
|
#define UIPROTO_FSHUB 0
|
|
#define UIPROTO_HSHUBSTT 0 /* Yes, same as previous */
|
|
#define UIPROTO_HSHUBMTT 1
|
|
|
|
#define UICLASS_CDC_DATA 0x0a
|
|
#define UISUBCLASS_DATA 0
|
|
#define UIPROTO_DATA_ISDNBRI 0x30 /* Physical iface */
|
|
#define UIPROTO_DATA_HDLC 0x31 /* HDLC */
|
|
#define UIPROTO_DATA_TRANSPARENT 0x32 /* Transparent */
|
|
#define UIPROTO_DATA_Q921M 0x50 /* Management for Q921 */
|
|
#define UIPROTO_DATA_Q921 0x51 /* Data for Q921 */
|
|
#define UIPROTO_DATA_Q921TM 0x52 /* TEI multiplexer for Q921 */
|
|
#define UIPROTO_DATA_V42BIS 0x90 /* Data compression */
|
|
#define UIPROTO_DATA_Q931 0x91 /* Euro-ISDN */
|
|
#define UIPROTO_DATA_V120 0x92 /* V.24 rate adaption */
|
|
#define UIPROTO_DATA_CAPI 0x93 /* CAPI 2.0 commands */
|
|
#define UIPROTO_DATA_HOST_BASED 0xfd /* Host based driver */
|
|
#define UIPROTO_DATA_PUF 0xfe /* see Prot. Unit Func. Desc.*/
|
|
#define UIPROTO_DATA_VENDOR 0xff /* Vendor specific */
|
|
|
|
#define UICLASS_SMARTCARD 0x0b
|
|
|
|
/*#define UICLASS_FIRM_UPD 0x0c*/
|
|
|
|
#define UICLASS_SECURITY 0x0d
|
|
|
|
#define UICLASS_DIAGNOSTIC 0xdc
|
|
|
|
#define UICLASS_WIRELESS 0xe0
|
|
#define UISUBCLASS_RF 0x01
|
|
#define UIPROTO_BLUETOOTH 0x01
|
|
|
|
#define UICLASS_APPL_SPEC 0xfe
|
|
#define UISUBCLASS_FIRMWARE_DOWNLOAD 1
|
|
#define UISUBCLASS_IRDA 2
|
|
#define UIPROTO_IRDA 0
|
|
|
|
#define UICLASS_VENDOR 0xff
|
|
|
|
#define USB_HUB_MAX_DEPTH 5
|
|
|
|
/*
|
|
* Minimum time a device needs to be powered down to go through
|
|
* a power cycle. XXX Are these time in the spec?
|
|
*/
|
|
#define USB_POWER_DOWN_TIME 200 /* ms */
|
|
#define USB_PORT_POWER_DOWN_TIME 100 /* ms */
|
|
|
|
#if 0
|
|
/* These are the values from the spec. */
|
|
#define USB_PORT_RESET_DELAY 10 /* ms */
|
|
#define USB_PORT_ROOT_RESET_DELAY 50 /* ms */
|
|
#define USB_PORT_RESET_RECOVERY 10 /* ms */
|
|
#define USB_PORT_POWERUP_DELAY 100 /* ms */
|
|
#define USB_SET_ADDRESS_SETTLE 2 /* ms */
|
|
#define USB_RESUME_DELAY (20*5) /* ms */
|
|
#define USB_RESUME_WAIT 10 /* ms */
|
|
#define USB_RESUME_RECOVERY 10 /* ms */
|
|
#define USB_EXTRA_POWER_UP_TIME 0 /* ms */
|
|
#else
|
|
/* Allow for marginal (i.e. non-conforming) devices. */
|
|
#define USB_PORT_RESET_DELAY 50 /* ms */
|
|
#define USB_PORT_ROOT_RESET_DELAY 250 /* ms */
|
|
#define USB_PORT_RESET_RECOVERY 250 /* ms */
|
|
#define USB_PORT_POWERUP_DELAY 300 /* ms */
|
|
#define USB_SET_ADDRESS_SETTLE 10 /* ms */
|
|
#define USB_RESUME_DELAY (50*5) /* ms */
|
|
#define USB_RESUME_WAIT 50 /* ms */
|
|
#define USB_RESUME_RECOVERY 50 /* ms */
|
|
#define USB_EXTRA_POWER_UP_TIME 20 /* ms */
|
|
#endif
|
|
|
|
#define USB_MIN_POWER 100 /* mA */
|
|
#define USB_MAX_POWER 500 /* mA */
|
|
|
|
#define USB_BUS_RESET_DELAY 100 /* ms XXX?*/
|
|
|
|
#define USB_UNCONFIG_NO 0
|
|
#define USB_UNCONFIG_INDEX (-1)
|
|
|
|
/*** ioctl() related stuff ***/
|
|
|
|
struct usb_ctl_request {
|
|
int ucr_addr;
|
|
usb_device_request_t ucr_request;
|
|
void *ucr_data;
|
|
int ucr_flags;
|
|
#define USBD_SHORT_XFER_OK 0x04 /* allow short reads */
|
|
int ucr_actlen; /* actual length transferred */
|
|
};
|
|
|
|
struct usb_alt_interface {
|
|
int uai_config_index;
|
|
int uai_interface_index;
|
|
int uai_alt_no;
|
|
};
|
|
|
|
#define USB_CURRENT_CONFIG_INDEX (-1)
|
|
#define USB_CURRENT_ALT_INDEX (-1)
|
|
|
|
struct usb_config_desc {
|
|
int ucd_config_index;
|
|
usb_config_descriptor_t ucd_desc;
|
|
};
|
|
|
|
struct usb_interface_desc {
|
|
int uid_config_index;
|
|
int uid_interface_index;
|
|
int uid_alt_index;
|
|
usb_interface_descriptor_t uid_desc;
|
|
};
|
|
|
|
struct usb_endpoint_desc {
|
|
int ued_config_index;
|
|
int ued_interface_index;
|
|
int ued_alt_index;
|
|
int ued_endpoint_index;
|
|
usb_endpoint_descriptor_t ued_desc;
|
|
};
|
|
|
|
struct usb_full_desc {
|
|
int ufd_config_index;
|
|
u_int ufd_size;
|
|
u_char *ufd_data;
|
|
};
|
|
|
|
struct usb_string_desc {
|
|
int usd_string_index;
|
|
int usd_language_id;
|
|
usb_string_descriptor_t usd_desc;
|
|
};
|
|
|
|
struct usb_ctl_report_desc {
|
|
int ucrd_size;
|
|
u_char ucrd_data[1024]; /* filled data size will vary */
|
|
};
|
|
|
|
typedef struct { u_int32_t cookie; } usb_event_cookie_t;
|
|
|
|
#define USB_MAX_DEVNAMES 4
|
|
#define USB_MAX_DEVNAMELEN 16
|
|
struct usb_device_info {
|
|
u_int8_t udi_bus;
|
|
u_int8_t udi_addr; /* device address */
|
|
usb_event_cookie_t udi_cookie;
|
|
char udi_product[USB_MAX_STRING_LEN];
|
|
char udi_vendor[USB_MAX_STRING_LEN];
|
|
char udi_release[8];
|
|
u_int16_t udi_productNo;
|
|
u_int16_t udi_vendorNo;
|
|
u_int16_t udi_releaseNo;
|
|
u_int8_t udi_class;
|
|
u_int8_t udi_subclass;
|
|
u_int8_t udi_protocol;
|
|
u_int8_t udi_config;
|
|
u_int8_t udi_speed;
|
|
#define USB_SPEED_UNKNOWN 0
|
|
#define USB_SPEED_LOW 1
|
|
#define USB_SPEED_FULL 2
|
|
#define USB_SPEED_HIGH 3
|
|
#define USB_SPEED_VARIABLE 4
|
|
#define USB_SPEED_SUPER 5
|
|
int udi_power; /* power consumption in mA, 0 if selfpowered */
|
|
int udi_nports;
|
|
char udi_devnames[USB_MAX_DEVNAMES][USB_MAX_DEVNAMELEN];
|
|
u_int8_t udi_ports[16];/* hub only: addresses of devices on ports */
|
|
#define USB_PORT_ENABLED 0xff
|
|
#define USB_PORT_SUSPENDED 0xfe
|
|
#define USB_PORT_POWERED 0xfd
|
|
#define USB_PORT_DISABLED 0xfc
|
|
};
|
|
|
|
struct usb_ctl_report {
|
|
int ucr_report;
|
|
u_char ucr_data[1024]; /* filled data size will vary */
|
|
};
|
|
|
|
struct usb_device_stats {
|
|
u_long uds_requests[4]; /* indexed by transfer type UE_* */
|
|
};
|
|
|
|
#define WUSB_MIN_IE 0x80
|
|
#define WUSB_WCTA_IE 0x80
|
|
#define WUSB_WCONNECTACK_IE 0x81
|
|
#define WUSB_WHOSTINFO_IE 0x82
|
|
#define WUHI_GET_CA(_bmAttributes_) ((_bmAttributes_) & 0x3)
|
|
#define WUHI_CA_RECONN 0x00
|
|
#define WUHI_CA_LIMITED 0x01
|
|
#define WUHI_CA_ALL 0x03
|
|
#define WUHI_GET_MLSI(_bmAttributes_) (((_bmAttributes_) & 0x38) >> 3)
|
|
#define WUSB_WCHCHANGEANNOUNCE_IE 0x83
|
|
#define WUSB_WDEV_DISCONNECT_IE 0x84
|
|
#define WUSB_WHOST_DISCONNECT_IE 0x85
|
|
#define WUSB_WRELEASE_CHANNEL_IE 0x86
|
|
#define WUSB_WWORK_IE 0x87
|
|
#define WUSB_WCHANNEL_STOP_IE 0x88
|
|
#define WUSB_WDEV_KEEPALIVE_IE 0x89
|
|
#define WUSB_WISOCH_DISCARD_IE 0x8A
|
|
#define WUSB_WRESETDEVICE_IE 0x8B
|
|
#define WUSB_WXMIT_PACKET_ADJUST_IE 0x8C
|
|
#define WUSB_MAX_IE 0x8C
|
|
|
|
/* Device Notification Types */
|
|
|
|
#define WUSB_DN_MIN 0x01
|
|
#define WUSB_DN_CONNECT 0x01
|
|
# define WUSB_DA_OLDCONN 0x00
|
|
# define WUSB_DA_NEWCONN 0x01
|
|
# define WUSB_DA_SELF_BEACON 0x02
|
|
# define WUSB_DA_DIR_BEACON 0x04
|
|
# define WUSB_DA_NO_BEACON 0x06
|
|
#define WUSB_DN_DISCONNECT 0x02
|
|
#define WUSB_DN_EPRDY 0x03
|
|
#define WUSB_DN_MASAVAILCHANGED 0x04
|
|
#define WUSB_DN_REMOTEWAKEUP 0x05
|
|
#define WUSB_DN_SLEEP 0x06
|
|
#define WUSB_DN_ALIVE 0x07
|
|
#define WUSB_DN_MAX 0x07
|
|
|
|
#ifdef _MSC_VER
|
|
#include <pshpack1.h>
|
|
#endif
|
|
|
|
/* WUSB Handshake Data. Used during the SET/GET HANDSHAKE requests */
|
|
typedef struct wusb_hndshk_data {
|
|
uByte bMessageNumber;
|
|
uByte bStatus;
|
|
uByte tTKID[3];
|
|
uByte bReserved;
|
|
uByte CDID[16];
|
|
uByte Nonce[16];
|
|
uByte MIC[8];
|
|
} UPACKED wusb_hndshk_data_t;
|
|
#define WUSB_HANDSHAKE_LEN_FOR_MIC 38
|
|
|
|
/* WUSB Connection Context */
|
|
typedef struct wusb_conn_context {
|
|
uByte CHID [16];
|
|
uByte CDID [16];
|
|
uByte CK [16];
|
|
} UPACKED wusb_conn_context_t;
|
|
|
|
/* WUSB Security Descriptor */
|
|
typedef struct wusb_security_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uWord wTotalLength;
|
|
uByte bNumEncryptionTypes;
|
|
} UPACKED wusb_security_desc_t;
|
|
|
|
/* WUSB Encryption Type Descriptor */
|
|
typedef struct wusb_encrypt_type_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
|
|
uByte bEncryptionType;
|
|
#define WUETD_UNSECURE 0
|
|
#define WUETD_WIRED 1
|
|
#define WUETD_CCM_1 2
|
|
#define WUETD_RSA_1 3
|
|
|
|
uByte bEncryptionValue;
|
|
uByte bAuthKeyIndex;
|
|
} UPACKED wusb_encrypt_type_desc_t;
|
|
|
|
/* WUSB Key Descriptor */
|
|
typedef struct wusb_key_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte tTKID[3];
|
|
uByte bReserved;
|
|
uByte KeyData[1]; /* variable length */
|
|
} UPACKED wusb_key_desc_t;
|
|
|
|
/* WUSB BOS Descriptor (Binary device Object Store) */
|
|
typedef struct wusb_bos_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uWord wTotalLength;
|
|
uByte bNumDeviceCaps;
|
|
} UPACKED wusb_bos_desc_t;
|
|
|
|
#define USB_DEVICE_CAPABILITY_20_EXTENSION 0x02
|
|
typedef struct usb_dev_cap_20_ext_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bDevCapabilityType;
|
|
#define USB_20_EXT_LPM 0x02
|
|
uDWord bmAttributes;
|
|
} UPACKED usb_dev_cap_20_ext_desc_t;
|
|
|
|
#define USB_DEVICE_CAPABILITY_SS_USB 0x03
|
|
typedef struct usb_dev_cap_ss_usb {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bDevCapabilityType;
|
|
#define USB_DC_SS_USB_LTM_CAPABLE 0x02
|
|
uByte bmAttributes;
|
|
#define USB_DC_SS_USB_SPEED_SUPPORT_LOW 0x01
|
|
#define USB_DC_SS_USB_SPEED_SUPPORT_FULL 0x02
|
|
#define USB_DC_SS_USB_SPEED_SUPPORT_HIGH 0x04
|
|
#define USB_DC_SS_USB_SPEED_SUPPORT_SS 0x08
|
|
uWord wSpeedsSupported;
|
|
uByte bFunctionalitySupport;
|
|
uByte bU1DevExitLat;
|
|
uWord wU2DevExitLat;
|
|
} UPACKED usb_dev_cap_ss_usb_t;
|
|
|
|
#define USB_DEVICE_CAPABILITY_CONTAINER_ID 0x04
|
|
typedef struct usb_dev_cap_container_id {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bDevCapabilityType;
|
|
uByte bReserved;
|
|
uByte containerID[16];
|
|
} UPACKED usb_dev_cap_container_id_t;
|
|
|
|
/* Device Capability Type Codes */
|
|
#define WUSB_DEVICE_CAPABILITY_WIRELESS_USB 0x01
|
|
|
|
/* Device Capability Descriptor */
|
|
typedef struct wusb_dev_cap_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bDevCapabilityType;
|
|
uByte caps[1]; /* Variable length */
|
|
} UPACKED wusb_dev_cap_desc_t;
|
|
|
|
/* Device Capability Descriptor */
|
|
typedef struct wusb_dev_cap_uwb_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bDevCapabilityType;
|
|
uByte bmAttributes;
|
|
uWord wPHYRates; /* Bitmap */
|
|
uByte bmTFITXPowerInfo;
|
|
uByte bmFFITXPowerInfo;
|
|
uWord bmBandGroup;
|
|
uByte bReserved;
|
|
} UPACKED wusb_dev_cap_uwb_desc_t;
|
|
|
|
/* Wireless USB Endpoint Companion Descriptor */
|
|
typedef struct wusb_endpoint_companion_desc {
|
|
uByte bLength;
|
|
uByte bDescriptorType;
|
|
uByte bMaxBurst;
|
|
uByte bMaxSequence;
|
|
uWord wMaxStreamDelay;
|
|
uWord wOverTheAirPacketSize;
|
|
uByte bOverTheAirInterval;
|
|
uByte bmCompAttributes;
|
|
} UPACKED wusb_endpoint_companion_desc_t;
|
|
|
|
/* Wireless USB Numeric Association M1 Data Structure */
|
|
typedef struct wusb_m1_data {
|
|
uByte version;
|
|
uWord langId;
|
|
uByte deviceFriendlyNameLength;
|
|
uByte sha_256_m3[32];
|
|
uByte deviceFriendlyName[256];
|
|
} UPACKED wusb_m1_data_t;
|
|
|
|
typedef struct wusb_m2_data {
|
|
uByte version;
|
|
uWord langId;
|
|
uByte hostFriendlyNameLength;
|
|
uByte pkh[384];
|
|
uByte hostFriendlyName[256];
|
|
} UPACKED wusb_m2_data_t;
|
|
|
|
typedef struct wusb_m3_data {
|
|
uByte pkd[384];
|
|
uByte nd;
|
|
} UPACKED wusb_m3_data_t;
|
|
|
|
typedef struct wusb_m4_data {
|
|
uDWord _attributeTypeIdAndLength_1;
|
|
uWord associationTypeId;
|
|
|
|
uDWord _attributeTypeIdAndLength_2;
|
|
uWord associationSubTypeId;
|
|
|
|
uDWord _attributeTypeIdAndLength_3;
|
|
uDWord length;
|
|
|
|
uDWord _attributeTypeIdAndLength_4;
|
|
uDWord associationStatus;
|
|
|
|
uDWord _attributeTypeIdAndLength_5;
|
|
uByte chid[16];
|
|
|
|
uDWord _attributeTypeIdAndLength_6;
|
|
uByte cdid[16];
|
|
|
|
uDWord _attributeTypeIdAndLength_7;
|
|
uByte bandGroups[2];
|
|
} UPACKED wusb_m4_data_t;
|
|
|
|
#ifdef _MSC_VER
|
|
#include <poppack.h>
|
|
#endif
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* _USB_H_ */
|