mirror of
https://github.com/raspberrypi/linux.git
synced 2026-01-02 07:43:34 +00:00
59b12b1d27
Starting at IPA v4.5, almost all GSI registers had their offsets changed by a fixed amount (shifted downward by 0xd000). Rather than defining offsets for all those registers dependent on version, an adjustment was applied for most register accesses. This was implemented in commitcdeee49f3e("net: ipa: adjust GSI register addresses"). It was later modified to be a bit more obvious about the adjusment, in commit571b1e7e58("net: ipa: use a separate pointer for adjusted GSI memory"). We now are able to define every GSI register with its own offset, so there's no need to implement this special adjustment. So get rid of the "virt_raw" pointer, and just maintain "virt" as the (non-adjusted) base address of I/O mapped GSI register memory. Redefine the offsets of all GSI registers (other than the INTER_EE ones, which were not subject to the adjustment) for IPA v4.5+, subtracting 0xd000 from their defined offsets instead. Move the ERROR_LOG and ERROR_LOG_CLR definitions further down in the register definition files so all registers are defined in order of their offset. Signed-off-by: Alex Elder <elder@linaro.org> Signed-off-by: Paolo Abeni <pabeni@redhat.com>
152 lines
3.2 KiB
C
152 lines
3.2 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
/* Copyright (C) 2023 Linaro Ltd. */
|
|
|
|
#include <linux/platform_device.h>
|
|
#include <linux/io.h>
|
|
|
|
#include "gsi.h"
|
|
#include "reg.h"
|
|
#include "gsi_reg.h"
|
|
|
|
/* Is this register ID valid for the current GSI version? */
|
|
static bool gsi_reg_id_valid(struct gsi *gsi, enum gsi_reg_id reg_id)
|
|
{
|
|
switch (reg_id) {
|
|
case INTER_EE_SRC_CH_IRQ_MSK:
|
|
case INTER_EE_SRC_EV_CH_IRQ_MSK:
|
|
case CH_C_CNTXT_0:
|
|
case CH_C_CNTXT_1:
|
|
case CH_C_CNTXT_2:
|
|
case CH_C_CNTXT_3:
|
|
case CH_C_QOS:
|
|
case CH_C_SCRATCH_0:
|
|
case CH_C_SCRATCH_1:
|
|
case CH_C_SCRATCH_2:
|
|
case CH_C_SCRATCH_3:
|
|
case EV_CH_E_CNTXT_0:
|
|
case EV_CH_E_CNTXT_1:
|
|
case EV_CH_E_CNTXT_2:
|
|
case EV_CH_E_CNTXT_3:
|
|
case EV_CH_E_CNTXT_4:
|
|
case EV_CH_E_CNTXT_8:
|
|
case EV_CH_E_CNTXT_9:
|
|
case EV_CH_E_CNTXT_10:
|
|
case EV_CH_E_CNTXT_11:
|
|
case EV_CH_E_CNTXT_12:
|
|
case EV_CH_E_CNTXT_13:
|
|
case EV_CH_E_SCRATCH_0:
|
|
case EV_CH_E_SCRATCH_1:
|
|
case CH_C_DOORBELL_0:
|
|
case EV_CH_E_DOORBELL_0:
|
|
case GSI_STATUS:
|
|
case CH_CMD:
|
|
case EV_CH_CMD:
|
|
case GENERIC_CMD:
|
|
case HW_PARAM_2:
|
|
case CNTXT_TYPE_IRQ:
|
|
case CNTXT_TYPE_IRQ_MSK:
|
|
case CNTXT_SRC_CH_IRQ:
|
|
case CNTXT_SRC_CH_IRQ_MSK:
|
|
case CNTXT_SRC_CH_IRQ_CLR:
|
|
case CNTXT_SRC_EV_CH_IRQ:
|
|
case CNTXT_SRC_EV_CH_IRQ_MSK:
|
|
case CNTXT_SRC_EV_CH_IRQ_CLR:
|
|
case CNTXT_SRC_IEOB_IRQ:
|
|
case CNTXT_SRC_IEOB_IRQ_MSK:
|
|
case CNTXT_SRC_IEOB_IRQ_CLR:
|
|
case CNTXT_GLOB_IRQ_STTS:
|
|
case CNTXT_GLOB_IRQ_EN:
|
|
case CNTXT_GLOB_IRQ_CLR:
|
|
case CNTXT_GSI_IRQ_STTS:
|
|
case CNTXT_GSI_IRQ_EN:
|
|
case CNTXT_GSI_IRQ_CLR:
|
|
case CNTXT_INTSET:
|
|
case ERROR_LOG:
|
|
case ERROR_LOG_CLR:
|
|
case CNTXT_SCRATCH_0:
|
|
return true;
|
|
|
|
default:
|
|
return false;
|
|
}
|
|
}
|
|
|
|
const struct reg *gsi_reg(struct gsi *gsi, enum gsi_reg_id reg_id)
|
|
{
|
|
if (WARN(!gsi_reg_id_valid(gsi, reg_id), "invalid reg %u\n", reg_id))
|
|
return NULL;
|
|
|
|
return reg(gsi->regs, reg_id);
|
|
}
|
|
|
|
static const struct regs *gsi_regs(struct gsi *gsi)
|
|
{
|
|
switch (gsi->version) {
|
|
case IPA_VERSION_3_1:
|
|
return &gsi_regs_v3_1;
|
|
|
|
case IPA_VERSION_3_5_1:
|
|
return &gsi_regs_v3_5_1;
|
|
|
|
case IPA_VERSION_4_2:
|
|
return &gsi_regs_v4_0;
|
|
|
|
case IPA_VERSION_4_5:
|
|
case IPA_VERSION_4_7:
|
|
return &gsi_regs_v4_5;
|
|
|
|
case IPA_VERSION_4_9:
|
|
return &gsi_regs_v4_9;
|
|
|
|
case IPA_VERSION_4_11:
|
|
return &gsi_regs_v4_11;
|
|
|
|
default:
|
|
return NULL;
|
|
}
|
|
}
|
|
|
|
/* Sets gsi->virt and I/O maps the "gsi" memory range for registers */
|
|
int gsi_reg_init(struct gsi *gsi, struct platform_device *pdev)
|
|
{
|
|
struct device *dev = &pdev->dev;
|
|
struct resource *res;
|
|
resource_size_t size;
|
|
|
|
/* Get GSI memory range and map it */
|
|
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "gsi");
|
|
if (!res) {
|
|
dev_err(dev, "DT error getting \"gsi\" memory property\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
size = resource_size(res);
|
|
if (res->start > U32_MAX || size > U32_MAX - res->start) {
|
|
dev_err(dev, "DT memory resource \"gsi\" out of range\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
gsi->regs = gsi_regs(gsi);
|
|
if (!gsi->regs) {
|
|
dev_err(dev, "unsupported IPA version %u (?)\n", gsi->version);
|
|
return -EINVAL;
|
|
}
|
|
|
|
gsi->virt = ioremap(res->start, size);
|
|
if (!gsi->virt) {
|
|
dev_err(dev, "unable to remap \"gsi\" memory\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* Inverse of gsi_reg_init() */
|
|
void gsi_reg_exit(struct gsi *gsi)
|
|
{
|
|
iounmap(gsi->virt);
|
|
gsi->virt = NULL;
|
|
gsi->regs = NULL;
|
|
}
|