Files
linux/drivers/gpu/drm
Rex Zhu aa4747c00a drm/amdgpu: refine uvd_4.2 clock gate sequence.
1. partial revert commit 91db308d6e96.
   not set uvd bypass mode.
2. enable uvd cg before initialize uvd.
3. set uvd clock to default value 100MHz.

Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2016-11-11 10:21:04 -05:00
..
2016-11-09 00:46:04 +05:30
2016-09-19 15:04:15 +02:00
2016-09-21 13:33:50 +02:00
2016-09-19 11:22:08 +02:00
2016-09-06 13:56:41 -04:00
2016-09-19 13:57:38 +02:00
2016-09-19 13:57:38 +02:00
2016-09-19 13:57:38 +02:00