mirror of
https://github.com/raspberrypi/linux.git
synced 2025-12-18 15:54:25 +00:00
12d4eb20d9
Expose intel_rps_read_actual_frequency_fw to read the actual freq without taking forcewake for use by PMU. The code is refactored to use a common set of functions across sysfs and PMU. Using common functions with sysfs in PMU solves the issues of missing support for MTL and missing support for older generations (prior to Gen6). It also future proofs the PMU where sometimes code has been updated for sysfs and PMU has been missed. v2: Remove runtime_pm_if_in_use from read_actual_frequency_fw (Tvrtko) v3: (Tvrtko) - Remove goto in __read_cagf - Unexport intel_rps_get_cagf and intel_rps_read_punit_req Fixes:22009b6dad("drm/i915/mtl: Modify CAGF functions for MTL") Link: https://gitlab.freedesktop.org/drm/intel/-/issues/8280 Signed-off-by: Ashutosh Dixit <ashutosh.dixit@intel.com> Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20230316004800.2539753-1-ashutosh.dixit@intel.com (cherry picked from commit44df42e661) Signed-off-by: Jani Nikula <jani.nikula@intel.com>
128 lines
3.9 KiB
C
128 lines
3.9 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2019 Intel Corporation
|
|
*/
|
|
|
|
#ifndef INTEL_RPS_H
|
|
#define INTEL_RPS_H
|
|
|
|
#include "intel_rps_types.h"
|
|
#include "i915_reg_defs.h"
|
|
|
|
struct i915_request;
|
|
struct drm_printer;
|
|
|
|
#define GT_FREQUENCY_MULTIPLIER 50
|
|
#define GEN9_FREQ_SCALER 3
|
|
|
|
void intel_rps_init_early(struct intel_rps *rps);
|
|
void intel_rps_init(struct intel_rps *rps);
|
|
void intel_rps_sanitize(struct intel_rps *rps);
|
|
|
|
void intel_rps_driver_register(struct intel_rps *rps);
|
|
void intel_rps_driver_unregister(struct intel_rps *rps);
|
|
|
|
void intel_rps_enable(struct intel_rps *rps);
|
|
void intel_rps_disable(struct intel_rps *rps);
|
|
|
|
void intel_rps_park(struct intel_rps *rps);
|
|
void intel_rps_unpark(struct intel_rps *rps);
|
|
void intel_rps_boost(struct i915_request *rq);
|
|
void intel_rps_dec_waiters(struct intel_rps *rps);
|
|
u32 intel_rps_get_boost_frequency(struct intel_rps *rps);
|
|
int intel_rps_set_boost_frequency(struct intel_rps *rps, u32 freq);
|
|
|
|
int intel_rps_set(struct intel_rps *rps, u8 val);
|
|
void intel_rps_mark_interactive(struct intel_rps *rps, bool interactive);
|
|
|
|
int intel_gpu_freq(struct intel_rps *rps, int val);
|
|
int intel_freq_opcode(struct intel_rps *rps, int val);
|
|
u32 intel_rps_read_actual_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_read_actual_frequency_fw(struct intel_rps *rps);
|
|
u32 intel_rps_get_requested_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_min_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_min_raw_freq(struct intel_rps *rps);
|
|
int intel_rps_set_min_frequency(struct intel_rps *rps, u32 val);
|
|
u32 intel_rps_get_max_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_max_raw_freq(struct intel_rps *rps);
|
|
int intel_rps_set_max_frequency(struct intel_rps *rps, u32 val);
|
|
u32 intel_rps_get_rp0_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_rp1_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_rpn_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_read_punit_req_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_read_rpstat(struct intel_rps *rps);
|
|
void gen6_rps_get_freq_caps(struct intel_rps *rps, struct intel_rps_freq_caps *caps);
|
|
void intel_rps_raise_unslice(struct intel_rps *rps);
|
|
void intel_rps_lower_unslice(struct intel_rps *rps);
|
|
|
|
u32 intel_rps_read_throttle_reason(struct intel_rps *rps);
|
|
bool rps_read_mask_mmio(struct intel_rps *rps, i915_reg_t reg32, u32 mask);
|
|
|
|
void gen6_rps_frequency_dump(struct intel_rps *rps, struct drm_printer *p);
|
|
|
|
void gen5_rps_irq_handler(struct intel_rps *rps);
|
|
void gen6_rps_irq_handler(struct intel_rps *rps, u32 pm_iir);
|
|
void gen11_rps_irq_handler(struct intel_rps *rps, u32 pm_iir);
|
|
|
|
static inline bool intel_rps_is_enabled(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_ENABLED, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_enabled(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_ENABLED, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_clear_enabled(struct intel_rps *rps)
|
|
{
|
|
clear_bit(INTEL_RPS_ENABLED, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_is_active(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_ACTIVE, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_active(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_ACTIVE, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_clear_active(struct intel_rps *rps)
|
|
{
|
|
return test_and_clear_bit(INTEL_RPS_ACTIVE, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_has_interrupts(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_INTERRUPTS, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_interrupts(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_INTERRUPTS, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_clear_interrupts(struct intel_rps *rps)
|
|
{
|
|
clear_bit(INTEL_RPS_INTERRUPTS, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_uses_timer(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_TIMER, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_timer(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_TIMER, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_clear_timer(struct intel_rps *rps)
|
|
{
|
|
clear_bit(INTEL_RPS_TIMER, &rps->flags);
|
|
}
|
|
|
|
#endif /* INTEL_RPS_H */
|