Brendan Higgins f48e699ddf irqchip/aspeed-i2c-ic: Add I2C IRQ controller for Aspeed ...

The Aspeed 24XX/25XX chips share a single hardware interrupt across 14
separate I2C busses. This adds a dummy irqchip which maps the single
hardware interrupt to software interrupts for each of the busses.

Signed-off-by: Brendan Higgins <brendanhiggins@google.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>

2017-06-22 14:15:00 +01:00

3.0 KiB

Raw Blame History

View Raw