Bhawanpreet Lakha b593bce59b drm/amd/display: Add Renoir registers (v3) ...

add registers for dcn, clk, and renoir ip offsets

v2: header cleanup (Alex)
v3: Add DPCS registers (Hersen)

Acked-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

2019-08-29 15:52:32 -05:00

..

clk_10_0_2_offset.h

drm/amd/display: Add Renoir registers (v3)

2019-08-29 15:52:32 -05:00

clk_10_0_2_sh_mask.h

drm/amd/display: Add Renoir registers (v3)

2019-08-29 15:52:32 -05:00

clk_11_0_0_offset.h

…

clk_11_0_0_sh_mask.h

…