Files
linux/arch/xtensa/include/asm
Max Filippov 85814e6461 xtensa: fix xtensa_wsr always writing 0
commit a3d0245c58 upstream.

The commit cad6fade6e ("xtensa: clean up WSR*/RSR*/get_sr/set_sr")
replaced 'WSR' macro in the function xtensa_wsr with 'xtensa_set_sr',
but variable 'v' in the xtensa_set_sr body shadowed the argument 'v'
passed to it, resulting in wrong value written to debug registers.

Fix that by removing intermediate variable from the xtensa_set_sr
macro body.

Cc: stable@vger.kernel.org
Fixes: cad6fade6e ("xtensa: clean up WSR*/RSR*/get_sr/set_sr")
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2022-04-08 14:23:03 +02:00
..
2019-11-26 11:33:38 -08:00
2018-12-17 13:48:22 -08:00
2018-02-11 09:18:12 -08:00
2021-07-01 11:06:03 -07:00
2020-01-31 12:17:25 -08:00
2019-09-01 13:11:57 -07:00
2018-01-02 03:25:41 -08:00
2019-04-03 10:32:54 +02:00
2020-02-04 21:57:02 -08:00