Siarhei Volkau 6673c2763f MIPS: uaccess: emulate Ingenic LXW/LXH/LXHU uaccess ...

The LXW, LXH, LXHU opcodes are part of the MXU ASE found in Ingenic
XBurst based SoCs.

While technically part of the MXU ASE, they do not touch any of the SIMD
registers, and can be used even when the MXU ASE is disabled.

This patch makes it possible to emulate unaligned access for those
instructions.

Signed-off-by: Siarhei Volkau <lis8215@gmail.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>

2023-06-09 09:54:17 +02:00

34 KiB

Raw Blame History

View Raw