raspi/linux
1
0
Fork 1
mirror of https://github.com/raspberrypi/linux.git synced 2025-12-06 01:49:46 +00:00
Code Issues Projects Releases Wiki Activity

overlays: Add SunFounder Pironman 5 overlay

Browse Source
This commit is contained in:
Cavon Lee
2024-04-08 22:49:10 +08:00
committed by Phil Elwell
parent 1f622f9262
commit 777eaeedd4
3 changed files with 59 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/boot/dts/overlays/Makefile
View File

@@ -273,6 +273,7 @@ dtbo-$(CONFIG_ARCH_BCM2835) += \
ssd1327-spi.dtbo \
ssd1331-spi.dtbo \
ssd1351-spi.dtbo \
sunfounder-pironman5.dtbo \
superaudioboard.dtbo \
sx150x.dtbo \
tc358743.dtbo \

7
arch/arm/boot/dts/overlays/README
View File

@@ -4657,6 +4657,13 @@ Params: speed SPI bus speed (default 4500000)
reset_pin GPIO pin for RESET (default 25)
Name: sunfounder-pironman5
Info: Overlay for SunFounder Pironman 5
Load: dtoverlay=sunfounder-pironman5,<param>=<val>
Params: ir Enable IR or not (on or off, default on)
ir_pins Change IR receiver pin (default 12)
Name: superaudioboard
Info: Configures the SuperAudioBoard sound card
Load: dtoverlay=superaudioboard,<param>=<val>

51
arch/arm/boot/dts/overlays/sunfounder-pironman5-overlay.dts Normal file
View File

@@ -0,0 +1,51 @@
/dts-v1/;
/plugin/;
/ {
compatible = "brcm,bcm2835";
fragment@0 {
target = <&i2c1>;
__overlay__ {
status = "okay";
};
};
fragment@1 {
target = <&spi0>;
__overlay__ {
status = "okay";
};
};
fragment@2 {
target-path = "/";
__overlay__ {
gpio_ir: ir-receiver@c {
compatible = "gpio-ir-receiver";
pinctrl-names = "default";
pinctrl-0 = <&gpio_ir_pins>;
// pin number, high or low
gpios = <&gpio 12 1>;
// parameter for keymap name
linux,rc-map-name = "rc-rc6-mce";
status = "okay";
};
};
};
fragment@3 {
target = <&gpio>;
__overlay__ {
gpio_ir_pins: gpio_ir_pins@c {
brcm,pins = <12>;
brcm,function = <0>;
brcm,pull = <2>;
};
};
};
__overrides__ {
ir = <&gpio_ir>,"status";
ir_pins = <&gpio_ir>,"gpios:4", <&gpio_ir>,"reg:0", <&gpio_ir_pins>,"brcm,pins:0", <&gpio_ir_pins>,"reg:0";
};
};