raspi/linux
1
0
Fork 1
mirror of https://github.com/raspberrypi/linux.git synced 2025-12-06 10:00:17 +00:00
Code Issues Projects Releases Wiki Activity

drm: rp1: rp1-dsi: Don't enable clock until all lanes in stopstate

Browse Source 
Ensure receiver has a chance to see all lanes static in LP11 state
before the clock lane transitions to HS mode, rather than starting
it immediately.

Signed-off-by: Nick Hollinghurst <nick.hollinghurst@raspberrypi.com>
This commit is contained in:
Nick Hollinghurst
2024-06-11 10:20:38 +01:00
parent 91c636124f
commit 78a686d41f
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/gpu/drm/rp1/rp1-dsi/rp1_dsi_dsi.c
View File

@@ -1434,7 +1434,7 @@ void rp1dsi_dsi_setup(struct rp1_dsi *dsi, struct drm_display_mode const *mode)
if (timeout == 0)
drm_err(dsi->drm, "RP1DSI: Time out waiting for PLL\n");
DSI_WRITE(DSI_LPCLK_CTRL, 0x1); /* configure the requesthsclk */
DSI_WRITE(DSI_LPCLK_CTRL, 0x0); /* clock off (start in LP11) */
DSI_WRITE(DSI_PHY_TST_CTRL0, 0x2);
DSI_WRITE(DSI_PCKHDL_CFG, 1 << 2); /* allow bus turnaround */
DSI_WRITE(DSI_PWR_UP, 0x1); /* power up */
@@ -1458,6 +1458,10 @@ void rp1dsi_dsi_setup(struct rp1_dsi *dsi, struct drm_display_mode const *mode)
if (timeout == 0)
drm_err(dsi->drm, "RP1DSI: Time out waiting for lanes (%x %x)\n",
mask, DSI_READ(DSI_PHY_STATUS));
usleep_range(5, 10);
DSI_WRITE(DSI_LPCLK_CTRL, 0x1); /* continuous clock */
usleep_range(5, 10);
}
void rp1dsi_dsi_send(struct rp1_dsi *dsi, u32 hdr, int len, const u8 *buf)