mirror of
https://github.com/raspberrypi/linux.git
synced 2025-12-06 10:00:17 +00:00
drm/panel-simple: Increase pixel clock on Pi 7inch panel
The Toshiba bridge is very fussy and doesn't like the CM3 output when being told to produce a 27.777MHz pixel clock, which is an almost perfect match to the DSI link integer divider. Increasing to 30MHz will switch the DSI link from 333MHz to 400MHz and makes the bridge happy with the same video timing as works on Pi4. (Pi4 will be using a link frequency of 375MHz due to a 3GHz parent PLL). Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
This commit is contained in:
committed by
Dom Cobley
parent
3aa20782e6
commit
f10106dda2
@@ -3821,11 +3821,11 @@ static const struct panel_desc rocktech_rk043fn48h = {
|
||||
};
|
||||
|
||||
static const struct drm_display_mode raspberrypi_7inch_mode = {
|
||||
.clock = 27777,
|
||||
.clock = 30000,
|
||||
.hdisplay = 800,
|
||||
.hsync_start = 800 + 59,
|
||||
.hsync_end = 800 + 59 + 2,
|
||||
.htotal = 800 + 59 + 2 + 45,
|
||||
.hsync_start = 800 + 131,
|
||||
.hsync_end = 800 + 131 + 2,
|
||||
.htotal = 800 + 131 + 2 + 45,
|
||||
.vdisplay = 480,
|
||||
.vsync_start = 480 + 7,
|
||||
.vsync_end = 480 + 7 + 2,
|
||||
|
||||
Reference in New Issue
Block a user