mirror of
https://github.com/raspberrypi/linux.git
synced 2025-12-06 01:49:46 +00:00
dt: Reinstate the upstream rp1-common.dtsi file
This commit is contained in:
committed by
Dom Cobley
parent
21344d6f0a
commit
fd0905f406
42
arch/arm64/boot/dts/broadcom/rp1-common.dtsi
Normal file
42
arch/arm64/boot/dts/broadcom/rp1-common.dtsi
Normal file
@@ -0,0 +1,42 @@
|
||||
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
||||
|
||||
#include <dt-bindings/gpio/gpio.h>
|
||||
#include <dt-bindings/interrupt-controller/irq.h>
|
||||
#include <dt-bindings/clock/raspberrypi,rp1-clocks.h>
|
||||
|
||||
pci_ep_bus: pci-ep-bus@1 {
|
||||
compatible = "simple-bus";
|
||||
ranges = <0x00 0x40000000 0x01 0x00 0x00000000 0x00 0x00400000>;
|
||||
dma-ranges = <0x10 0x00000000 0x43000000 0x10 0x00000000 0x10 0x00000000>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
|
||||
rp1_clocks: clocks@40018000 {
|
||||
compatible = "raspberrypi,rp1-clocks";
|
||||
reg = <0x00 0x40018000 0x0 0x10038>;
|
||||
#clock-cells = <1>;
|
||||
clocks = <&clk_rp1_xosc>;
|
||||
assigned-clocks = <&rp1_clocks RP1_PLL_SYS_CORE>,
|
||||
<&rp1_clocks RP1_PLL_SYS>,
|
||||
<&rp1_clocks RP1_PLL_SYS_SEC>,
|
||||
<&rp1_clocks RP1_CLK_SYS>;
|
||||
assigned-clock-rates = <1000000000>, // RP1_PLL_SYS_CORE
|
||||
<200000000>, // RP1_PLL_SYS
|
||||
<125000000>, // RP1_PLL_SYS_SEC
|
||||
<200000000>; // RP1_CLK_SYS
|
||||
};
|
||||
|
||||
rp1_gpio: pinctrl@400d0000 {
|
||||
compatible = "raspberrypi,rp1-gpio";
|
||||
reg = <0x00 0x400d0000 0x0 0xc000>,
|
||||
<0x00 0x400e0000 0x0 0xc000>,
|
||||
<0x00 0x400f0000 0x0 0xc000>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
interrupts = <0 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<1 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<2 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
};
|
||||
Reference in New Issue
Block a user