Joerg Roedel 29184cbaae iommu/amd: Set exclusion range correctly ...

[ Upstream commit 3c677d2062 ]

The exlcusion range limit register needs to contain the
base-address of the last page that is part of the range, as
bits 0-11 of this register are treated as 0xfff by the
hardware for comparisons.

So correctly set the exclusion range in the hardware to the
last page which is _in_ the range.

Fixes: b2026aa2dc ('x86, AMD IOMMU: add functions for programming IOMMU MMIO space')
Signed-off-by: Joerg Roedel <jroedel@suse.de>
Signed-off-by: Sasha Levin <sashal@kernel.org>

2019-05-10 17:54:10 +02:00

75 KiB

Raw Blame History

View Raw