Files
linux/drivers/gpu/drm/xe
José Roberto de Souza 88fca61ba5 Revert "drm/xe: Force write completion of MI_STORE_DATA_IMM"
This reverts commit 1460bb1fef.

In all places the MI_STORE_DATA_IMM are not followed by a read of
the same memory address in the same batch buffer and the posted writes
are flushed with PIPE_CONTROL or MI_FLUSH_DW in xe_ring_ops.c functions
so there is no need to set this register.

Reviewed-by: Ashutosh Dixit <ashutosh.dixit@intel.com>
Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Cc: Ashutosh Dixit <ashutosh.dixit@intel.com>
Fixes: 1460bb1fef ("drm/xe: Force write completion of MI_STORE_DATA_IMM")
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20241227183230.101334-1-jose.souza@intel.com
2025-01-02 05:35:16 -08:00
..
2024-12-03 15:02:55 -05:00
2024-05-09 21:28:25 +02:00
2024-11-15 15:59:51 -08:00
2024-11-15 15:59:51 -08:00
2024-11-15 15:59:51 -08:00
2024-10-04 11:46:30 +02:00
2024-05-13 21:36:50 +02:00
2024-11-15 15:59:51 -08:00
2024-05-22 12:03:55 +02:00
2024-12-05 07:37:53 -08:00
2024-09-19 10:15:40 +02:00
2024-05-07 12:03:49 +02:00
2024-05-13 21:36:52 +02:00
2024-06-18 12:03:29 -07:00
2024-09-16 12:58:26 -07:00
2024-11-26 09:36:28 +00:00
2024-07-18 10:25:33 -04:00
2024-07-18 10:25:33 -04:00
2024-12-02 15:03:58 -05:00
2024-12-09 09:59:47 -05:00
2024-12-03 15:02:55 -05:00
2024-11-27 05:36:55 -05:00
2024-07-24 09:05:37 -07:00