Trigger Huang e0301317ac drm/amdgpu: Hardcode reg access using L1 security ...

Under Vega10 SR-IOV VF, L1 register access mode should be enabled by
default as the non-security VF will no longer be supported.

Signed-off-by: Trigger Huang <Trigger.Huang@amd.com>
Reviewed-by: Emily Deng <Emily.Deng@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

2019-06-11 12:39:51 -05:00

13 KiB

Raw Blame History

View Raw